

SM5K6

4-Bit Single-Chip Microcomputer (Controller With 10-Bit A/D Converter)

DESCRIPTION

The SM5K6 is a CMOS 4-bit single-chip microcomputer incorporating 4-bit parallel processing function, serial interface function, ROM, RAM, 10-bit A/D converter and timer/counters. It provides five kinds of interrupts and 8 levels subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package : best suitable for low power controlling, compact equipment like a precision charger.

• Packages :

- 30-pin SDIP (SDIP030-P-0400)
- 32-pin SOP (SOP032-P-0525)
- 36-pin QFP (QFP036-P-1010)


FEATURES

- ROM capacity : 4 096 x 8 bits
- RAM capacity : 256 x 4 bits
- Instruction sets : 52
- Subroutine nesting : 8 levels
- I/O port :
 - input 4
 - input/output 20
- Interrupts :
 - Internal interrupt x 3 (2 timers, 1 serial interface)
 - External interrupt x 2 (2 external interrupt inputs)
- A/D converter :
 - Resolution 10 bits
 - Inputs channels 8
- Timer/counter : 8 bits x 2
- Serial interface : 8 bits synchronous x 1
- Watch dog timer : 8 bits x 1 (also used as timer 2)
- Built-in main clock oscillator for system clock
- Signal generation for real time clock
- Built-in 15 stages divider for real time clock
- Instruction cycle time :
 - 1 μ s (4 MHz, at 5 V $\pm$ 10%)
 - 4 μ s (4 MHz, at 2.0 to 5.5 V)
- Large current output pins (LED direct drive) : 8
- Buzzer output
- Supply voltage : 2.0 to 5.5 V


查询"SM5K6"供应商
PIN CONNECTIONS

TOP VIEW


30-PIN SDIP




32-PIN SOP



36-PIN QFP



BLOCK DIAGRAM



Nomenclature

Areg : A register (Accumulator)
 ALU : Arithmetic logic unit
 B : RAM address register
 C : Carry latch flag
 IFA, IFB, IFS : Interrupt request flag
 IFT1, IFT2 :
 OSC : System clock oscillator
 P0, P1, P2 : I/O access
 P3, P4, P5

PC : Program counter
 RAM : Data memory
 ROM : Program memory
 SB : SB register (Stack B-reg)
 SR : Stack register (Stack PC)
 Xreg : X register (Sub accumulator)

PIN DESCRIPTION

查询"SM5K6"供应商

PIN NAME	I/O	FUNCTION
P0 ₀ -P0 ₃	I/O	Parallel input/output : Direction of pins can be set in units of 4 bits. When set at output, each pin serves as a drive with a 15 mA (Typ.) current sinking capability.
P1 ₀ -P1 ₃	I/O	Parallel input/output : Direction of pins can be set in units of 4 bits. When set at output, each pin serves as a drive with a 15mA (Typ.) current sinking capability
P2 ₀	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes external interrupt input or standby release.
P2 ₁	I/O	Input or output (independent) : Direction of this pin can set independently. Assumes count clock input or standby release.
P2 ₂	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes external interrupt input or standby release.
P2 ₃	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes standby release or buzzer output (divider clock).
P3 ₀ -P3 ₃	I	Parallel input : Accepts input in units of 4 bits. Also assumes A/D pins.
P4 ₀	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes A/D pin or SIO data input.
P4 ₁	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes A/D pin or SIO data output.
P4 ₂	I/O	Input or output (independent) : Direction of this pin can be set independently. Assumes A/D pin or SIO clock I/O.
P4 ₃	I/O	Input or output (independent) : Direction of this pin can be set independently. Also assumes A/D pin.
P5 ₀ -P5 ₃	I/O	Parallel input/output : Direction of pins can be set in units of 4 bits.
$\overline{\text{RESET}}$	I	Hardware reset input : Input to this pin resets the microcomputer. For normal run, connect 0.1 μF (Typ.) across $\overline{\text{RESET}}$ and GND.pins.
QSC _{IN} , OSC _{OUT}	I, O	Main clock circuit pins. Connecting a crystal across these pins completes main clock oscillator. The divided-by-4 main clock is used as the system clock.
V _{DD} , GND	-	Power supply input to the microcomputer
VR, AGND	-	A/D converter reference voltage : Connect to VR to V _{DD} pin and AGND to GND pin.

NOTES :

1. Hardware reset sets all I/O pins to input.
2. Input ports and I/O ports programmed as input port are provided with pull-up resistors.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	V_{DD}		-0.3 to +7.0	V
Input voltage	V_{IN}		-0.3 to $V_{DD}+0.3$	V
Output voltage	V_{OUT}		-0.3 to $V_{DD}+0.3$	V
Max. Output current	I_{OH}	High-level output current (at each output)	4	mA
	I_{OL0}	Low-level output current (P0 ₀ -P0 ₃ , P1 ₀ -P1 ₃)	30	mA
	I_{OL1}	Low-level output current (all but P0 ₀ -P0 ₃ , P1 ₀ -P1 ₃)	4	mA
Total output current	ΣI_{OH}	High-level output current (all outputs)	20	mA
	ΣI_{OL}	Low-level output current (all outputs)	120	mA
Operating temperature	T_{OPR}		-20 to +70	°C
Storage temperature	T_{STG}		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	V_{DD}		2.0 to 5.5	V
Instruction cycle	t_{CYC}	$V_{DD} = 2.0$ to 5.5 V	4 to 122	μs
		$V_{DD} = 5.0$ V $\pm$ 10%	1 to 122	
System clock frequency	f_{SYS}	$V_{DD} = 2.0$ to 5.5 V	250 k to 8.192 k	Hz
		$V_{DD} = 5$ V $\pm$ 10%	1 M to 8.192 k	
Main clock frequency (OSC _{IN} -OSC _{OUT})	f_{OSC}	$V_{DD} = 2.0$ to 5.5 V	1 M to 32.768 k	Hz
		$V_{DD} = 5.0$ V $\pm$ 10%	4 M to 32.768 k	

DC CHARACTERISTICS

查询 SM5K6 供应商

(Ta = -20 to 70°C, Typ. value : V_{DD} = 5.0 or 3.0 V, Unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	NOTE
Input voltage	V _{IH1}			0.8 x V _{DD}		V _{DD}	V	1
	V _{IL1}			0		0.2 x V _{DD}		
	V _{IH2}			0.9 x V _{DD}		V _{DD}	V	2
	V _{IL2}			0		0.1 x V _{DD}		
Input current	I _{IL1}	V _{IN} = 0 V	V _{DD} = 2.0 to 3.3 V	2	25	90	μA	3
			V _{DD} = 4.5 to 5.5 V	25	70	250		
	I _{IH1}	V _{IN} = V _{DD}			2	μA	4	
	I _{IL2}	V _{IN} = 0 V		1	10			
Output current	I _{OL1}	V _O = 1.0 V	V _{DD} = 2.0 to 3.3 V	3	15		mA	5
			V _{DD} = 4.5 to 5.5 V	15	25			
	I _{OH1}	V _O = V _{DD} - 0.5 V	V _{DD} = 2.0 to 3.3 V	0.2	1.5		μA	6
			V _{DD} = 4.5 to 5.5 V	1.0	2.2			
	I _{OL2}	V _O = 0.5 V	V _{DD} = 2.0 to 3.3 V	70	600		μA	7
			V _{DD} = 4.5 to 5.5 V	400	1 000			
Supply current	I _{DD}	f _{OSC} = 2 MHz	V _{DD} = 4.5 to 5.5 V		1 600	3 500	μA	8
			V _{DD} = 2.0 to 3.3 V		400	1 100		
		f _{OSC} = 1 MHz	V _{DD} = 4.5 to 5.5 V		850	1 700		
			V _{DD} = 2.0 to 3.3 V		28	170		
	I _{HALT}	f _{OSC} = 32.768 kHz	V _{DD} = 4.5 to 5.5 V		55	220	μA	9
			V _{DD} = 2.0 to 3.3 V		20	75		
		f _{OSC} = 2 MHz	V _{DD} = 4.5 to 5.5 V		900	1 800		
			V _{DD} = 2.0 to 3.3 V		500	1 100		
	I _{STOP}	Ceramic OSC mode	V _{DD} = 4.5 to 5.5 V		25	120	μA	10
			V _{DD} = 2.0 to 3.3 V		20	45		
		Crystal OSC mode (32.786kHz)	V _{DD} = 4.5 to 5.5 V		25	65		
			V _{DD} = 2.0 to 3.3 V		180	420		
I _{VR}	A/D active	V _{DD} = 4.5 to 5.5 V		300	650	μA	11	
		V _{DD} = 2.0 to 3.3 V			3			
	A/D inactive	V _{DD} = 4.5 to 5.5 V				μA	12	
		V _{DD} = 2.0 to 3.3 V						
A/D conversion	n	Resolution			10		bit	
	Differential linearity	f _{OSC} = 2 MHz T _{OPR} = 25°C	V _{DD} = VR = 5.0 V		± 2.5	± 4.0	LSB	
	Linearity	f _{OSC} = 2 MHz T _{OPR} = 25°C	V _{DD} = VR = 5.0 V		± 3.2	± 5.0		
	Total error	f _{OSC} = 2 MHz T _{OPR} = 25°C	V _{DD} = VR = 5.0 V		± 4.0	± 6.0		

NOTE 查詢"SM5K6"供應商

1. Applicable pins : P0₀-P0₃, P1₀-P1₃, P2₂, P2₃, P3₀-P3₃ (digital input mode), P4₁, P4₃ (digital input mode), P5₀-P5₃
2. Applicable pins : OSC_{IN}, RESET, P2₀, P2₁, P4₀, P4₂ (digital input mode)
3. Applicable pins : P4₀-P4₃, P3₀-P3₃ (digital input mode), RESET, P2₀-P2₃, P5₀-P5₃, P0₀-P0₃, P1₀-P1₃
4. Applicable pins : P3₀-P3₃, P4₀-P4₃ (A/D mode)
5. Applicable pins : P0₀-P0₃, P1₀-P1₃ (High current port)
6. Applicable pins : P2₀-P2₃, P4₀-P4₃, P5₀-P5₃ (output mode)
7. Non-load condition (A/D conversion disabled)
MAX. V_{DD} = 5.5 V (or 3.3 V), T_{OPR} = -20°C
8. Current into VR at A/D conversion mode (run enable status)
9. Current into VR at Non-A/D conversion mode (run disable status)

SYSTEM CONFIGURATION**A Register and X Register**

The A register (accumulator : Acc) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM, to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.

The X register (auxiliary accumulator) is a 4-bit register and can be used as a temporary register. It loads contents of the A register or its content is transferred to the A register.

When the table reference instruction PAT is used, the X and A registers load ROM data.

A pair of A and X registers can accommodate 8 bit data.




Fig. 1 Data Transfer Example between Register and X Register

Arithmetic and Logic Unit (ALU) and Carry Signal Cy

The ALU performs 4-bit parallel operation.




Fig. 2 ALU

The ALU operates binary addition in conjunction with RAM, C flag and A register. Cy is the symbol for carry signal and not for C flag.


The C flag latches the carry-over as the result of arithmetic instruction. The flag can be set/clear using SC and RC instructions.

The content of C flag can be tested using the TC instruction.

查询"SM5K6"供应商

SYSTEM CONFIGURATION EXAMPLE

- Versatile charger



[查询"SM5K6"供应商](#)

Singlechip LH7xxxx '790 '789 '791 SMxxxx 'K series MCU Microcontroller MPU Microprocessor
ARM Advanced RISC Machines Databank LCD Controller LCD Driver Controllers Processors Portable
Low Power Low Voltage High Performance Power curve MIPS MIPS/Watt Execution Cycle Multiplier
High Speed Compact Handheld System on Chip System Integration Chip Integration Integration
Superchip Standard Cell Core Core based IC VHDL Verilog Synthesis Chip on Board COB Chip on Flex
COF Device on Board DOB Power Supply Controller Handy Products Development Tools Board Support
Software Tools Tools 2.10 Software Support Emulators Evaluation Boards ICE In-Circuit Emulators
ROM ICE SME Series Programmable User Configurable RTOS Real Time Operating Systems
Third Party Support Software Hardware Yokogawa Digital Cosmic Compiler C Language C Like
Assembler Linker Debugger Debug A/D D/A DAC Analog Digital 10-bit 4-bit 8-bit 16-bit 32-bit
Address bus Data Bus