July 2007

.P3954 Advanced Lighting Management Unit




LP3954 Advanced Lighting Management Unit General Description Features

LP3954 is an advanced lighting management unit for handheld devices. It drives any phone lights including display backlights, RGB, keypad and camera flash LEDs. The boost DC-DC converter drives high current loads with high efficiency. White LED backlight drivers are high efficiency low voltage structures with excellent matching and automatic fade in/ fade out function. The new stand-alone command based RGB controller is feature rich and easy to configure. Built-in audio synchronization feature allows user to synchronize the color LEDs to audio input. Integrated high current driver can drive camera flash LED or motor/vibra. Internal ADC can be used for ambient light or temperature sensing. The flexible SPI/I²C interface allows easy control of LP3954. Small micro SMD package together with minimum number of external components is a best fit for handheld devices.

- Audio synchronization for color/RGB LEDs
- Command based PWM controlled RGB LED drivers
- High current driver for flash LED with built-in timing.
- 4+2 or 6 low voltage constant current white LED drivers with programmable 8-bit adjustment (0...25mA/LED)
- High efficiency Boost DC-DC converter
- SPI / I²C compatible interface
- Possibility for external PWM dimming control
- Possibility for clock synchronization for RGB timing
- Ambient light and temperature sensing possibility
- Small package micro SMD or micro SMDxt, 3.0 x 3.0 x 0.6mm

Applications


- Cellular Phones
- PDAs, MP3 players




Typical Applications

Connection Diagrams and Package Mark Information 查询"LP3954RL"供应商 CONNECTION DIAGRAMS





PACKAGE MARK



ORDERING INFORMATION

Order Number	Package Marking	Supplied As	Spec/Flow
LP3954TL	D49B	TNR 250	NoPB
LP3954TLX	D49B	TNR 1000	NoPB
LP3954RL	D49B	TNR 250	NoPB
LP3954RLX	D49B	TNR 1000	NoPB

-	CRIPTIONS		
Pin #	询"LP3954RL" Name	供应商 Type	Description
6F	SW	Output	Boost Converter Power Switch
6E	FB	Input	Boost Converter Feedback
6D	FLASH	Output	High Current Flash Output
6C	R1	Output	Red LED 1 Output
6B	G1	Output	Green LED 1 Output
6A	B1	Output	Blue LED 1 Output
5F	GND_SW	Ground	Power Switch Ground
5E	GND	Ground	Ground
5D	VDDIO	Power	Supply Voltage for Input/output Buffers and Drivers
5C	SS/SDA	Logic Input/Output	Slave Select (SPI), Serial Data In/Out (I ² C)
5B	IRGB	Input	Bias Current Set Resistor for RGB Drivers
5A	GND_RGB	Ground	Ground for RGB Currents
4F	GND_WLED	Ground	Ground for WLED Currents
4E	IFLASH	Input	High Current Flash Current Set Resistor
4D	SYNC_PWM	Logic Input	External PWM Control for LEDs or External Clock for RGB Sync
4C	SI	Logic Input	Serial Input (SPI), Address Select (I ² C)
4B	SO	Logic Output	Serial Data Out (SPI)
4A	R2	Output	Red LED 2 output
ЗF	WLED5	Output	White LED 5 output
3E	WLED6	Output	White LED 6 output
3D	VDD1	Power	Supply voltage
3C	EN_FLASH	Logic Input	Enable for High Current Flash
3B	SCK/SCL	Logic Input	Clock (SPI/I ² C)
ЗA	G2	Output	Green LED 2 Output
2F	WLED3	Output	White LED 3 output
2E	WLED4	Output	White LED 4 output
2D	ASE	Input	Audio Synchronization Input
2C	IRT	Input	Oscillator Frequency Resistor
2B	IF_SEL	Logic Input	Interface (SPI or I ² C compatible) Selection (IF_SEL = 1 for SPI)
2A	B2	Output	Blue LED 2 Output
1F	WLED1	Output	White LED 1 Output
1E	WLED2	Output	White LED 2 Output
1D	GNDA	Ground	Ground for Analog Circuitry
1C	VREF	Output	Reference Voltage
1B	VDDA	Power	Internal LDO Output
1A	VDD2	Power	Supply Voltage

Absolute Maximum Ratings (Notes 1, 2) If Multary Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V (SW, FB, R1-2, G1-2, B1-2, FLASH, WLED1-6)(Notes 3, 4)	-0.3V to +7.2V
$V_{DD1}, V_{DD2}, V_{DD_{-}IO}, V_{DDA}$	-0.3V to +6.0V
Voltage on ASE, IRT, IFLASH, IRGB, VREF	-0.3V to V _{DD1} +0.3V with 6.0V max
Voltage on Logic Pins	-0.3V to V _{DD_IO} +0.3V with 6.0V max
V(all other pins): Voltage to GND	-0.3V to 6.0V
I (V _{REF})	10µA
I(R1, G1, B1, R2, G2, B2)	100mA
I(FLASH)(Note 5)	400mA
Continuous Power Dissipation (Note 6)	Internally Limited
Junction Temperature (T _{J-MAX})	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering) (Note 7) ESD Rating (Note 8)	260ºC
Human Body Model:	2kV

Operating Ratings (Notes 1, 2)

V (SW, FB, WLED1-6, R1-2, G1-2,	0 to 6.0V
B1-2, FLASH)	
V _{DD1,2} with external LDO	2.7 to 5.5V
V _{DD1,2} with internal LDO	3.0 to 5.5V
V _{DDA}	2.7 to 2.9V
V _{DD_IO}	1.65V to V _{DD1}
Voltage on ASE	0.1V to V _{DDA} –0.1V
Recommended Load Current	0mA to 300mA
Junction Temperature (T _J) Range	-30°C to +125°C
Ambient Temperature (T _A) Range (Note 9)	-30°C to +85°C

Thermal Properties

Junction-to-Ambient Thermal Resistance(θ_{JA}), TLA36AAA or RLA36AAA Package (Note 10)

60°C/W

Election Characteristics (Notes 2, 11)

Limits in standard typeface are for $T_J = 25^{\circ}$ C. Limits in **boldface** type apply over the operating ambient temperature range (-30° C < T_A < +85°C). Unless otherwise noted, specifications apply to the LP3954 Block Diagram with: $V_{DD1} = V_{DD2} = 3.6$ V, $V_{DDIO} = 2.8$ V, $C_{VDD} = C_{VDDIO} = 100$ nF, $C_{OUT} = C_{IN} = 10\mu$ F, $C_{VDDA} = 1\mu$ F, $C_{REF} = 100$ nF, $L_1 = 4.7\mu$ H, $R_{FLASH} = 1.2$ k, $R_{RGB} = 5.6$ k and $R_{RT} = 82$ k (Note 12).

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{VDD}	Standby supply current	NSTBY = L		1	8	μA
	(V _{DD1} , V _{DD2})	SCK, SS, SI				
	No-boost supply current	NSTBY = H,			400	μA
	(V _{DD1} , V _{DD2})	EN_BOOST = L				
		SCK, SS, SI				
		Audio sync and LEDs OFF				
	No-load supply current	NSTBY = H,			1	mA
	(V _{DD1} , V _{DD2})	EN_BOOST = H				
		SCK, SS, SI				
		Audio sync and LEDs OFF Autoload OFF				
	RGB drivers			150		
		CC mode at R1, G1, B1 and R2, G2, B2 set to 15mA		150		μA
	(V_{DD1}, V_{DD2})	SW mode		150		
	WLED drivers	4+2 banks I _{OUT} /LED 25mA		500		μA
	(V_{DD1}, V_{DD2})	4+2 Daliks IOUT/LED 23IIA		500		μΑ
	Audio synchronization	Audio sync ON				
	(V_{DD1}, V_{DD2})	$V_{DD1,2} = 2.8V$		390		μA
		$V_{DD1,2} = 2.6V$ $V_{DD1,2} = 3.6V$		700		μΛ
	Flash			2		
		I(R _{FLASH})=1mA		2		mA
1	(V _{DD1} , V _{DD2})	Peak current during flash NSTBY = L			-	
IVDDIO	V _{DDIO} Standby Supply	SCK, SS, SI = H			1	μA
	current					
	V _{DDIO} supply current	1MHz SCK frequency in SPI		20		μA
		mode, $C_L = 50$ pF at SO pin			0.5	
I _{EXT_LDO}	External LDO output current	7V tolerant application only			6.5	mA
	(V _{DD1} , V _{DD2} , V _{DDA})	$I_{BOOST} = 300 \text{mA}$	0.70	0.00	0.00	
V_{DDA}	Output voltage of internal	(Note 13)	2.72	2.80	2.88	V
	LDO for analog parts		-3		+3	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pins.

Note 3: Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.

Note 4: Voltage tolerance of LP3954 above 6.0V relies on fact that V_{DD1} and V_{DD2} (2.8V) are available (ON) at all conditions. If V_{DD1} and V_{DD2} are not available (ON) at all conditions, National Semiconductor does not guarantee any parameters or reliability for this device.

Note 5: The total load current of the boost converter in worst-case conditions should be limited to 300mA (min. input and max. output voltage).

Note 6: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_{j}=160^{\circ}C$ (typ.) and disengages at $T_{j}=140^{\circ}C$ (typ.).

Note 7: For detailed soldering specifications and information, please refer to National Semiconductor Application Note AN1112 : Micro SMD Wafer Level Chip Scale Package or Application Note AN1412 : Micro SMDxt Wafer Level Chip Scale Package.

Note 8: The Human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin. MIL-STD-883 3015.7

Note 9: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}C$), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

Note 10: Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.


Note 11: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.

Note 12: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Note 13: V_{DDA} output is not recommended for external use.



Block Diagram 查询"LP3954RL"供应商



6

Modes of Operation 查询"LP3954RL"供应商


RESET: In the RESET mode all the internal registers are reset to the default values and the chip goes to STANDBY mode after reset. NSTBY control bit is low after reset by default. Reset is entered always if Reset Register is written or internal Power On Reset is active. There is no dedicated Reset pin available. LP3954 can be reset by writing any data to Reset Register in address 60H. Power On Reset (POR) will activate during the chip startup or when the supply voltage VDD2 falls below 1.5V. Once VDD2 rises above 1.5V, POR will inactivate and the chip will continue to the STANDBY mode.

STANDBY: The STANDBY mode is entered if the register bit NSTBY is LOW. This is the low power consumption mode, when all circuit functions are disabled. Registers can be written in this mode and the control bits are effective immediately after power up.

STARTUP: When NSTBY bit is written high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (Vref, Bias, Oscillator etc..). To ensure the correct oscillator initialization, a 10ms delay is generated by the internal state-machine. If the chip temperature rises too high, the Thermal Shutdown (THSD) disables the chip operation and STARTUP mode is entered until no thermal shutdown event is present.

BOOST STARTUP: Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is raised in PFM mode during the 10ms delay generated by the state-machine. The Boost startup is entered from Internal Startup Sequence if EN_BOOST is HIGH or from Normal mode when EN_BOOST is written HIGH. During the 10ms Boost Startup time all LED outputs are switched off to ensure smooth start-up.

NORMAL: During NORMAL mode the user controls the chip using the Control Registers. The registers can be written in any sequence and any number of bits can be altered in a register in one write



Magnetic Boost DC/DC Converter


voltage for the LEDs from single Li-lon battery (3V...4.5V). The output voltage is controlled with an 8-bit register in 9 steps. The converter is a magnetic switching PWM mode DC/ DC converter with a current limit. The converter has three options for switching frequency, 1MHz, 1.67MHz and 2MHz (default), when timing resistor RT is 82kohm. Timing resistor defines the internal oscillator frequency and thus directly affects boost frequency and all circuit's internally generated timing (RGB, Flash, WLED fading).

The LP3954 Boost Converter uses pulse-skipping elimination to stabilize the noise spectrum. Even with light load or no load a minimum length current pulse is fed to the inductor. An active load is used to remove the excess charge from the output capacitor at very light loads. At very light load and when input and output voltages are very close to each other, the pulse skipping is not completely eliminated. Output voltage should be at least 0.5V higher than input voltage to avoid pulse skipping. Reducing the switching frequency will also reduce the required voltage difference.

Active load can be disabled with the en_autoload bit. Disabling will increase the efficiency at light loads, but the downside is that pulse skipping will occur. The Boost Converter should be stopped when there is no load to minimise the current consumption. The topology of the magnetic boost converter is called CPM control, current programmed mode, where the inductor current is measured and controlled with the feedback. The user can program the output voltage of the boost converter. The output voltage control changes the resistor divider in the feedback loop.

The following figure shows the boost topology with the protection circuitry. Four different protection schemes are implemented:

- 1. Over voltage protection, limits the maximum output voltage
 - Keeps the output below breakdown voltage.
 - Prevents boost operation if battery voltage is much higher than desired output.
- 2. Over current protection, limits the maximum inductor current
 - Voltage over switching NMOS is monitored; too high voltages turn the switch off.
- 3. Feedback break protection. Prevents uncontrolled operation if FB pin gets disconnected.
- 4. Duty cycle limiting, done with digital control.



Boost Converter Topology

20132208

Symbol	`询"LP3954RL"供应商 Parameter	Conditions	Min	Тур	Max	Units
I _{LOAD}	Load Current	$3.0V \le V_{IN}$ $V_{OUT} = 5V$	0		300	mA
		$3.0V \le V_{IN}$ $V_{OUT} = 4V$	0		400	
V _{OUT}	Output Voltage Accuracy (FB Pin)	$3.0V \le V_{IN} \le V_{OUT} - 0.5$ $V_{OUT} = 5.0V$	-5		+5	%
	Output Voltage (FB Pin)	1 mA \leq I _{LOAD} \leq 300 mA V _{IN} > 5V + V _(SCHOTTKY)		V _{IN} -V _(SCHOTTKY)		v
RDS _{ON}	Switch ON Resistance	V _{DD1,2} = 2.8V, I _{SW} = 0.5A		0.4	0.8	Ω
f _{PWF}	PWM Mode Switching Frequency	RT = 82 kΩ freq_sel[2:0] = 1XX		2		MHz
	Frequency Accuracy	2.7 ≤ VDDA ≤ 2.9 RT = 82 kΩ	-6 -9	±3	+6 +9	%
t _{PULSE}	Switch Pulse Minimum Width	no load		25		ns
t _{STARTUP}	Startup Time	Boost startup from STANDBY		10		ms
SW_MAX	SW Pin Current Limit		700 550	800	900 950	mA

BOOST STANDBY MODE


User can stop the Boost Converter operation by writing the Enables register bit EN_BOOST low. When EN_BOOST is written high, the converter starts for 10ms in PFM mode and then goes to PWM mode.

BOOST OUTPUT VOLTAGE CONTROL

User can control the boost output voltage by boost output 8-bit register.

Boost Ou Regist		Boost Output Voltage (typical)
Bin	Hex	
0000 0000	00	4.00
0000 0001	01	4.25
0000 0011	03	4.40
0000 0111	07	4.55
0000 1111	0F	4.70
0001 1111	1F	4.85
0011 1111	3F	5.00 Default
0111 1111	7F	5.15
1111 1111	FF	5.30

Boost Output Voltage Control



BOOST FREQUENCY CONTROL


freq_sel[2:0]	frequency
1XX	2.00 MHz
01X	1.67 MHz
001	1.00 MHz

Register 'boost freq' (address 0EH). Register default value after reset is 07H.


LP3954

Boost Converter Typical Performance Characteristics 查询"上影教教课生供应商ot otherwise stated







20132210












20132211

Battery Current vs Voltage



Boost Startup with No Load





LP3954

Functionality of Color LED Outputs (用1, G1, B1, R2, G2, B2)

LP3954 has 2 sets of RGB/color LED outputs. Both sets have 3 outputs and the sets can be controlled in 4 different ways:

- 1. Command based pattern generator control (internal PWM)
- 2. Audio synchronization control
- 3. Direct ON/OFF control
- 4. External PWM control

By using **command based pattern generator** user can program any kind of color effect patterns. LED intensity, blinking cycles and slopes are independently controlled with 8 16-bit commands. Also real time commands are possible as well as loops and step by step control. If analog audio is available on system, the user can use **audio synchronization** for synchronizing LED blinking to the music. The different modes together with the various sub modes generate very colorful and interesting lighting effects. **Direct ON/OFF** control is mainly for switching on and off LEDs. **External PWM control** is for applications where external PWM signal is available and required to control the color LEDs. PWM signal can be connected to any color LED separately as shown later.

COLOR LED CONTROL MODE SELECTION

The RGB_SEL[1:0] bits in the Enables register (08H) control the output modes for RGB1 (R1, G1, B1) and RGB2 (R2, G2, B2) outputs. The following table shows the RGB_SEL functionality.

RGB_SEL[1:0]	Audio sync connected to	Command based pattern generator connected to
00	none	RGB1 & RGB2
01	RGB1	RGB2
10	RGB2	RGB1
11	RGB1 & RGB2	none

RGB Control register (00H) has control bits for direct on/off control of all color LEDs. Note that the LEDs have to be turned on in order to control them with audio synchronization or pattern generator.

The external PWM signal controls any LED depending on the control register setup. The controls are in the Ext. PWM Control register (address 07H) except the FLASH control in HC_Flash (10H) register as follows:

Ext. PWM Control			
wled1-4_pwm	bit 7	PWM controls WLED 1-4	
wled5-6_pwm	bit 6	PWM controls WLED 5-6	
r1_pwm	bit 5	PWM controls R1 output	
g1_pwm	bit 4	PWM controls G1 output	
b1_pwm	bit 3	PWM controls B1 output	
r2_pwm	bit 2	PWM controls R2 output	
g2_pwm	bit 1	PWM controls G2 output	
b2_pwm	bit 0	PWM controls B2 output	

	_	HC_Flash
hc_pwm	bit 5	PWM controls High
		Current FLASH

Note: If DISPL=1, wled1-4pwm controls WLED1-6

Note: Maximum external PWM frequency is 1kHz. If during the external PWM control the internal PWM is on the result will be product of both functions.

CURRENT CONTROL OF COLOR LED OUTPUTS (R1, R2, G1, G2, B1, B2)

Both RGB output sets can be separately controlled as constant current sinks or as switches. This is done using cc_rgb1/2 bits in the RGB control register. In constant current mode one or both RGB output sets are controlled with constant current sinks (no external ballast resistors required). The maximum output current for both drivers is set by one external resistor R_{RGB} . User can decrease the maximum current for an individual LED driver by programming as shown later.

The maximum current for all RGB drivers is set with $\rm R_{RGB}.$ The equation for calculating the maximum current is

$$I_{MAX} = 100 \times 1.23 V / (R_{BGB} + 50 \Omega)$$

where

 ${\rm I}_{\rm MAX}$ - maximum RGB current in any RGB output in constant current mode

1.23V - reference voltage

100 - internal current mirror multiplier

R_{RGB}- resistor value in Ohms

 50Ω - internal resistor in the I_{BGB} input

For example if 22mA is required for maximum RGB current R_{RGB} equals to

$$R_{RGB} = 100 \times 1.23V / I_{MAX} -50\Omega = 123V / 0.022A -50\Omega =$$

5.54kΩ

Each individual RGB output has a separate maximum current programming. The control bits are in registers **RGB1 max current** and **RGB2 max current** (12H and 13H) and programming is shown in table below. The default value after reset is 00.

IR1[1:0], IG1[1:0], IB1[1:0], IR2[1:0], IG2[1:0], IB2[1:0]	Maximum current/output
00	$0.25 imes I_{MAX}$
01	$0.50 imes I_{MAX}$
10	$0.75 imes I_{MAX}$
11	$1.00 imes I_{MAX}$


SWITCH MODE

The switch mode is used if there is a need to connect parallel LEDs to output or if the RGB output current needs to be increased.


Please note that the switch mode **requires an external ballast resistors** at each output to limit the LED current.

The switch/current mode and on/off controls for RGB are in the RGB_ctrl register (00H) as follows:

RGB_ctrl regis				
查询"L	P3954RL"供	业岗 bit7	1	R1, G1 and B1 are switches \rightarrow limit current with ballast resistor
		DILI	0	R1, G1 and B1 are constant current sinks, current limited internally
	CC RGB2	bit6	1	R2, G2 and B2 are switches \rightarrow limit current with ballast resistor
		סווט	0	R2, G2 and B2 are constant current sinks, current limited internally
	r1sw	bit5	1	R1 is on
	115W	CIIC	0	R1 is off
	g1sw		1	G1 is on
	y i sw	bit4	0	G1 is off
	b1sw	bit3	1	B1 is on
	0130		0	B1 is off
	r2sw	bit2	1	R2 is on
	1250		0	R2 is off
	g2sw	bit1	1	G2 is on
	3-0	Dit	0	G2 is off
	b2sw	bit0	1	B2 is on
	520W	5110	0	B2 is off




RGB1 output as switch (SW)



RGB1 output as a constant current sink (CC)

20132218

Command Based Pattern Generator for Color LEDs 道间"LP3954RL"供应商 The LP3954 has a unique stand-alone command based pattern generator with 8 user controllable 16-bit wide commands. Since write registers are 8-bit long one command requires 2 write cycles. Each command has intensity level for each LED, command execution time (CET) and transition time (TT). The command structure is shown in following two figures.




COMMAND REGISTER WITH 8 COMMANDS

ADDRESS 50H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 51H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 52H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 53H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 54H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 55H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 56H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 57H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 58H	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 59H	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5AH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5BH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5CH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5DH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
ADDRESS 5EH	R2	R1	R0	G2	G1	G0	CET3	CET2
ADDRESS 5FH	CET1	CET0	B2	B1	B0	TT2	TT1	TT0
	ADDRESS 51H ADDRESS 52H ADDRESS 53H ADDRESS 53H ADDRESS 55H ADDRESS 56H ADDRESS 56H ADDRESS 57H ADDRESS 59H ADDRESS 59H ADDRESS 5BH ADDRESS 5CH ADDRESS 5CH ADDRESS 5CH	ADDRESS 51HCET1ADDRESS 52HR2ADDRESS 53HCET1ADDRESS 53HCET1ADDRESS 55HCET1ADDRESS 56HR2ADDRESS 57HCET1ADDRESS 58HR2ADDRESS 59HCET1ADDRESS 59HCET1ADDRESS 58HR2ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 58HCET1ADDRESS 50HCET1ADDRESS 50HCET1ADDRESS 50HR2	ADDRESS 51HCET1CET0ADDRESS 52HR2R1ADDRESS 53HCET1CET0ADDRESS 53HCET1CET0ADDRESS 55HCET1CET0ADDRESS 56HR2R1ADDRESS 57HCET1CET0ADDRESS 58HR2R1ADDRESS 59HCET1CET0ADDRESS 59HCET1CET0ADDRESS 59HCET1CET0ADDRESS 58HR2R1ADDRESS 58HCET1CET0ADDRESS 58HCET1CET0ADDRESS 5CHR2R1ADDRESS 5DHCET1CET0ADDRESS 5EHR2R1	ADDRESS 51H CET1 CET0 B2 ADDRESS 52H R2 R1 R0 ADDRESS 53H CET1 CET0 B2 ADDRESS 53H CET1 CET0 B2 ADDRESS 53H CET1 CET0 B2 ADDRESS 54H R2 R1 R0 ADDRESS 55H CET1 CET0 B2 ADDRESS 56H R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 59H CET1 CET0 B2 ADDRESS 58H R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 58H CET1 CET0 B2 ADDRESS 5CH R2 R1 R0 ADDRESS 58H CET1 CET0 B2 ADDRESS 50H CET1	ADDRESS 51H CET1 CET0 B2 B1 ADDRESS 52H R2 R1 R0 G2 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 53H CET1 CET0 B2 B1 ADDRESS 54H R2 R1 R0 G2 ADDRESS 55H CET1 CET0 B2 B1 ADDRESS 56H R2 R1 R0 G2 ADDRESS 56H R2 R1 R0 G2 ADDRESS 56H R2 R1 R0 G2 ADDRESS 57H CET1 CET0 B2 B1 ADDRESS 58H R2 R1 R0 G2 ADDRESS 59H CET1 CET0 B2 B1 ADDRESS 58H R2 R1 R0 G2 ADDRESS 58H CET1 CET0 B2 B1 ADDRESS 50H CET1 CET0 <t< td=""><td>ADDRESS 51H CET1 CET0 B2 B1 B0 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 54H R2 R1 R0 G2 G1 ADDRESS 55H CET1 CET0 B2 B1 B0 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 59H CET1 CET0 B2 B1 B0 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 58H CET1 CET0 B2</td><td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 54H R2 R1 R0 G2 G1 G0 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 ADDRESS 58H R2 R1 R0 G2 G1 G0 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2</td><td>ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1</td></t<>	ADDRESS 51H CET1 CET0 B2 B1 B0 ADDRESS 52H R2 R1 R0 G2 G1 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 53H CET1 CET0 B2 B1 B0 ADDRESS 54H R2 R1 R0 G2 G1 ADDRESS 55H CET1 CET0 B2 B1 B0 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 56H R2 R1 R0 G2 G1 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 59H CET1 CET0 B2 B1 B0 ADDRESS 58H R2 R1 R0 G2 G1 ADDRESS 58H CET1 CET0 B2	ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 ADDRESS 52H R2 R1 R0 G2 G1 G0 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 ADDRESS 54H R2 R1 R0 G2 G1 G0 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 56H R2 R1 R0 G2 G1 G0 ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 ADDRESS 58H R2 R1 R0 G2 G1 G0 ADDRESS 59H CET1 CET0 B2 B1 B0 TT2	ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 ADDRESS 59H CET1 CET0 B2 B1

COLOR INTENSITY CONTROL

able. The LOG bit in Pattern_gen_ctrl register (11H) defines the curve used. The values for both logarithmic curves are shown in following table.

R[2:0], G[2:0],	CURRENT						
B[2:0]	[% × I _{MAX(COLOR)}]						
	LOG=0	LOG=1					
000	0	0					
001	7	1					
010	14	2					
011	21	4					
100	32	10					
101	46	21					
110	71	46					
111	100	100					



COMMAND EXECUTION TIME (CET) AND TRANSITION TIME (TT)

The command execution CET time is the duration of one single command. Command execution times CET are defined as follows, when R_T=82k:

	COMMAND EXECUTION TIME = CET ₁	CET ₂	CET3
TRANSITION T			TT ₃
BLUE			
RED			
	TT < CET		20132221

CET duration, ms
197
393
590
786
983
1180

LP3954


Transition time TT is duration of transition from the previous
RGB value to programmed new value. Transition times TT
are defined as follows:

CET [3:0]

TT [2:0]	Transition time, ms
000	0
001	55
010	110
011	221
100	442
101	885
110	1770
111	3539


The figure below shows an example of RGB CET and TT times.

查询 Command execution time also may be less than the transition time – the figure below illuminates this case.



LOOP CONTROL

Pattern generator commands can be looped using the LOOP bit (D1) in Pattern gen ctrl register (11H). If LOOP=1 the program will be looped from the command 8 register or if there is 0000 0000 and 0000 0000 in one command register. The loop will start from command 1 and continue until stopped by writing rgb_start=0 or loop=0. The example of loop is shown in following figure:



SINGLE PROGRAM

If control bit LOOP=0 the program will start from Command 1 and run to either last command or to empty "0000 0000 / 0000 0000" command.

	LOOP=0		LOOP=0 IF 0000 0000 and 0000 0000 then → STOP						2	_
	ADDRESS 50H									start
COMMAND 1	ADDRESS 51H									
COMMAND 2	ADDRESS 52H									
COMMAND 2	ADDRESS 53H									↓ _{stop}
COMMAND 3	ADDRESS 54H	0	0	0	0	0	0	0	0	
COMMAND 3	ADDRESS 55H	0	0	0	0	0	0	0	0	
										20132224

The LEDs maintain the brightness of the last command when the single program stops. Changes in command register will not be effective in this phase. The RGB_START bit has to be toggled off and on to make changes effective.

START_BIT 查询"LP3954RL"供应商 Pattern_gen_ctrl register's RGB_START bit will enable command execution starting from Command 1.

Pattern gen	Pattern gen ctrl register (11H)					
rgb_start	Bit 2	0 – Pattern generator disabled				
1 – execution pattern starting from command 1						
loop Bit 1		0 – pattern generator loop disabled (single pattern)				
loop		1 – pattern generator loop enabled (execute until stopped)				
	Bit 0	0 – color intensity mode 0				
log		1 – color intensity mode 1				

HARDWARE ON/OFF CONTROL AND DIMMING

PWM_LED input can be used as direct ON/OFF control or PWM dimming control for selected RGB outputs or the WLED groups. PWM_LED control can be enabled with the control bits in the Ext. PWM Control register.

The color LEDs connected to RGB outputs can be synchronized to incoming audio with Audio Synchronization feature. Audio Sync has 2 modes. **Amplitude mode** synchronizes color LEDs based on input signal's peak amplitude. In the amplitude mode the user can select between 3 different amplitude mapping modes and 4 different speed configurations. The **frequency mode** synchronizes the color LEDs based on bass, middle and treble amplitudes (= low pass, band pass and high pass filters). User can select between 2 different frequency responses and 4 different speed configurations for best audio-visual user experience. Programmable gain and AGC function are also available for adjustment of input signal amplitude to light response. The Audio Sync functionality is described more closely below.

USING A DIGITAL PWM AUDIO SIGNAL AS AN AUDIO SYNCHRONIZATION SOURCE


If the input signal is a PWM signal, use a first or second order low pass filter to convert the digital PWM audio signal into an analog waveform. There are two parameters that need to be known to get the filter to work successfully: frequency of the PWM signal and the voltage level of the PWM signal. Suggested cut-off frequency (-3dB) should be around 2 kHz to 4 kHz and the stop-band attenuation at sampling frequency should be around -48dB or better. Use a resistor divider to reduce the digital signal amplitude to meet the specification of the analog audio input. Because a low-order low-pass filter attenuates the high-frequency components from audio signal, MODE_CONTROL=[01] selection is recommended when frequency synchronization mode is enabled. Application example 5 shows an example of a second order RC-filter for 29 kHz PWM signal with 3.3V amplitude. Active filters, such as a Sallen-Key filter, may also be applied. An active filter gives better stop-band attenuation and cut-off frequency can be higher than for a RC-filter.

To make sure that the filter rolls off sufficiently quickly, connect your filter circuit to the audio input(s), turn on the audio synchronization feature, set manual gain to maximum, apply the PWM signal to the filter input and keep an eye on LEDs. If they are blinking without an audio signal (modulation), a sharper roll-off after the cut-off frequency, more stop-band attenuation, or smaller amplitude of the PWM signal is required.

AUDIO SYNCHRONIZATION SIGNAL PATH

LP3954 audio synchronization is mainly done digitally and it consists of the following signal path blocks:

- Input Buffers
- AD Converter
- DC Remover
- Automatic Gain Control (AGC)
- Programmable Gain
- 3 Band Digital Filter
- Peak Detector
- Look-up Tables (LUT)
- Mode Selector
- Integrators
- PWM Generator
- Output Drivers




The digitized input signal has DC component that is removed by digital DC REMOVER (-3dB @ 400Hz). Since the light response of input audio signal is very much amplitude dependent the AGC adjusts the input signal to suitable range automatically. User can disable AGC and the gain can be set manually with PROGRAMMABLE GAIN. LP3954 has 2 audio synchronization modes: amplitude and frequency. For amplitude based synchronization the PEAK DETECTION method is used. For frequency based synchronization **3** BAND FILTER separates high pass, low pass and band bass signals. For both modes the predefined LUT is used to optimize the audio visual effect. MODE SELECTOR selects the synchronization mode. Different response times to music beat can be selected using INTEGRATOR speed variables. Finally PWM GENERATOR sets the driver FET duty cycles.

INPUT SIGNAL TYPE AND BUFFERING

LP3954 supports single ended audio input as shown in the figure below. The electric parameters of the buffer are de-

scribed in the Audio Synch table. The buffer is rail-to-rail input operational amplifier connected as a voltage follower. DC level of the input signal is set by a simple resistor divider



AUDIO SYNC ELECTRICAL PARAMETERS 查询上P3954RL 供应商

Symbol	Parameter	Conditions	Min	Typical	Max	Units
Z _{IN}	Input Impedance of ASE		250	500		kOhm
A _{IN}	Audio Input Level Range (peak-to-peak)	Gain = 21dB Gain = 0 dB	0.1		V _{DDA} -0.1	V
f _{3dB}	Crossover Frequencies (-3 dB)					
	Narrow Frequency	Low Pass		0.5		
	Response	Band Pass		1.0 and 1.5		
		High Pass		2.0		kHz
	Wide Frequency Response	Low Pass		1.0		
		Band Pass		2.0 and 3.0		
		High Pass		4.0		

CONTROL OF AUDIO SYNCHRONIZATION


The following table describes the controls required for audio synchronization.

		Audio_sync	_CTRL1 (2AH)						
		Input signal gain control. R	ange 021 dB, step 3 dB:						
GAIN_SEL[2:0]	Bits 7-5	[000] = 0 dB (default)	[011] = 9 dB	[110] = 18 dB					
GAIN_SEL[2.0]		[001] = 3 dB	[100] = 12 dB	[111] = 21 dB					
		[010] = 6 dB	[101] = 15 dB						
		Synchronization mode sele	ector.						
SYNC_MODE	Bit 4	SYNCMODE = 0 → Amplite	ude Mode (default)						
		SYNCMODE = 1 → Freque	ency Mode						
		Automatic Gain Control en	able						
EN_AGC	Bit 3	1 = enabled							
		0 = disabled (Gain Select e	0 = disabled (Gain Select enabled) (default)						
		Audio synchronization enal	ble						
EN_SYNC	Bit 2	1 = Enabled							
		Note : If AGC is enabled, AGC gain starts from current GAIN_SEL gain value.							
0 = Disabled (default)									
		[00] = Single ended input signal, ASE.							
INPUT_SEL[1:0]	Bits 1-0	[01] = Temperature measurement [10] = Ambient light measurement							
		[11] = No input (default)	Tement						
			_CTRL2 (2BH)						
	1	0 – average disabled (not a	. ,	prization mode)					
EN_AVG	Bit 4	1 – average enabled (not a							
MODE CTRL[1:0]	Bits 3-2	See below: Mode control							
		Sets the LEDs light respon	se time to audio input.						
		[00] = FASTEST (default)							
		[01] = FAST							
SPEED_CTRL[1:0]	Bits 1-0	[10] = MEDIUM							
		[11] = SLOW							
		(For SLOW setting in amplitude mode f _{MAX} =3.8Hz,							
		Frequency mode f _{MAX} =7.6	Hz)						

MODE CONTROL IN FREQUENCY MODE


初记已到后来。 based on audio synchronization mode select: the frequency mode and the amplitude mode. During the **frequency mode** user can select two filter options by MODE_CTRL as shown below. User can select the filters based on the music type and light effect requirements. In the first mode the frequency range extends to 8 kHz in the secont to 4 kHz.


The lowpass filter is used for the red, the bandpass filter for the blue and the hipass filter for the green LED.




MODE CONTROL IN AMPLITUDE MODE

During the **amplitude synchronization mode** user can select between three different amplitude mappings by using MODE_CTRL select. These three mapping option gives different light response. The modes are shown in the tables below.







RGB OUTPUT SYNCHRONIZATION TO EXTERNAL CLOCK

The RGB pattern generator and high current flash driver timing can be synchronized to external clock with following configuration.

1. Set PWM_SYNC bit in Enables register to 1

2. Feed PWM_SYNC pin with 5 MHz clock

By this the internal 5 MHz clock is disabled from pattern generator and flash timing circuitry.

The external clock signal frequency will fully determine the timings related to RGB and Flash.

Note: The boost converter will use internal 5 MHz clock even if the external clock is available.

RGB Driver Typical Performance Characteristics

RGB DRIVER ELECTRICAL CHARACTERISTICS (R1, G1, B1, R2, G2, B2 OUTPUTS)


Symbol	Parameter	Condition	Min	Тур	Мах	Units
ILEAKAGE	R1, G1, B1, R2, G2, B2 pin leakage current			0.1	1	μA
I _{MAX(RGB)}	Maximum recommended sink current	CC mode			40	mA
. ,		SW mode			50	mA
	Accuracy @ 37mA	R _{RGB} =3.3 kΩ ±1%, CC mode		±5		%
	Current mirror ratio	CC mode		1:100		
	RGB1 and RGB2 current mismatch	I _{RGB} =37mA, CC mode		±5		%
R _{SW}	Switch resistance	SW mode		2.5	4	Ω
f_{RGB}	RGB switching frequency	Accuracy proportional to internal clock freq.	18.2	20	21.8	kHz
		If external SYNC 5MHz is in use		20		kHz


Note: RGB current should be limited as follows: constant current mode – limit by external R_{RGB} resistor;

switch mode – limit by external ballast resistors

LP3954








20132267

Pin Voltage vs Output Current (Switch Mode)



20132268

Single High Current Driver

上P395年mas Internal constant Current driver that is capable for driving high current mainly targeted for FLASH LED in camera phone applications.

MAXIMUM CURRENT SETUP FOR FLASH

The user sets the maximum current of FLASH with $\rm R_{FLASH}$ resistor based on following equation:

 $\mathsf{I}_{\mathsf{MAX}} = 300 \times 1.23 \mathsf{V} \ / \ (\mathsf{R}_{\mathsf{FLASH}} + 50 \Omega),$

where

Imax = maximum flash current in Amps (ie. 0.3A)

1.23V = reference voltage

300 = internal current mirror multiplier

R_{FLASH} = Resistor value in Ohms

 $50\Omega =$ Internal resistor in the I_{FLASH} input

For example if 300mA is required for maximum flash current $\mathrm{R}_{\mathrm{FLASH}}$ equals to

$$\label{eq:FLASH} \begin{split} R_{FLASH} &= 300 \times 1.23V \ / \ I_{MAX} - 50\Omega = 369V \ / \ 0.3A - 50\Omega = \\ & 1.18k\Omega \end{split}$$

CURRENT CONTROL FOR FLASH


To minimize the internal current consumption, the flash function has an enable bit EN_HCFLASH in the HC_Flash register.

EN_ HCFLASH	
0	FLASH disabled, no extra current consumption through R _{FLASH}
1	FLASH enabled, IFLASH set by HC_SW[1:0] (see below)

HC[1:0] bits in the HC_Flash register control the FLASH current as show in following table.

HC[1:0]	I(FLASH)
00	$0.25 \times I_{MAX(FLASH)}$
01	$0.50 \times I_{MAX(FLASH)}$
10	$0.75 \times I_{MAX(FLASH)}$
11	$1.00 \times I_{MAX(FLASH)}$

The figure below shows the internal structure for the FLASH driver.




FLASH TIMING

Flash output is turned on in lower current **View finder** mode when the EN_HCFLASH bit is written high. The actual Flash at maximum current starts when the EN_FLASH i/o-pin goes high. The Flash length can be selected from 3 pre-defined values or EN_FLASH pin pulse length can determine the length. The pulse length is controlled by the FT_T[1:0] bits as show in the table below.

FL_T[1:0]	Flash duration typ	Current during view finder/ focusing	Current during FLASH
00	200ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
01	400ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
10	600ms	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$
11	EN_FLASH on duration	Set by HC[1:0]	$HC[11] = I_{MAX(FLASH)}$

LP3954



HIGH CURRENT DRIVER ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	Min	Тур	Max	Units
ILEAKAGE	FLASH pin leakage current			0.1	2	μA
I _{MAX(FLASH)}	Maximum Sink Current				400	mA
	Accuracy @ 300 mA	R _{FLASH} =1.18 kΩ ±1%		±5	±10	%
	Current mirror ratio			1:300		


Backlight Drivers 查询"I P3954RI "供应


LP3954 nas 2 independent backtight drivers. Both drivers are regulated constant current sinks. LED current for both LED banks (WLED1...4 and WLED5...6) are controlled by 8-bit current mode DACs with 0.1 mA step.


WLED1...4 and WLED5...6 can be also controlled with one DAC for better matching allowing the use of larger displays having up to 6 white LEDs in parallel.

Display configuration is controlled with DISPL bit as shown below.


DISPL	Configuration			Matching	
Ma		ı display up		Good btw	
0	to	4 LED	Ds	WLED14	
0	Sub	displa	y up	Good btw	
	to	2 LED	Ds	WLED56	
-	Large dis		olay	Good btw	
up		to 6 LEDs		WLED 16	
Display backlight enables					
	4	1	WLED	01-4 enabled	
EN_W1-4		0	WLED1-4 disabled		
EN_W5-	'5-6 1 WLED5-6 enabled			05-6 enabled	
		0	WLED5-6 disabled		







Main display up to 4 LEDs (WLED1...4)



Main display up to 6 LEDs (WLED1...6) (DISPL=1)


BACKLIGHT DRIVER ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Typical	Max	Units
I _{MAX}	Maximum Sink Current		21.3	25.5	29.4	mA
Leakage	Leakage Current	V _{FB} =5V		0.03	1	μA
I _{WLED1}	WLED1 Current tolerance	I _{WLED1} set to 12.8mA (80H)	10.52	12.8	14.78	mA
			-18		+16	%
I _{Match1-4}	Sink Current Matching	I _{SINK} =13mA, Between WLED14		0.2		%
I _{Match5-6}	Sink Current Matching	I _{SINK} =13mA, Between WLED56		0.2		%
I _{Match1-6}	Sink Current Matching	I _{SINK} =13mA, Between WLED16		0.3		%


Note: Matching is the maximum difference from the average.

ADJUSTMENT

立茵 Driver current,
ma (typical)
0
0.1
0.2
0.3
25.3
25.4
25.5



WLED dimming, SLOPE=0




FADE IN / FADE OUT

LP3954 has an automatic fade in and out for main and sub backlight. The fade function is enabled with EN_FADE bit. The slope of the fade curve is set by the SLOPE bit. Fade control for main and sub display is set by FADE_SEL bit.

EN FADE	0	Automatic fade disabled
EN_FADE	1	Automatic fade enabled
SLOPE	0	Fade execution time 1.3s
SLOPE	1	Fade execution time 0.65s
FADE SEL	0	Fade controls WLED1-4
FADE_SEL	1	Fade controls WLED5-6

Note: if DISPL=1 and FADE_SEL=0, Fade effects to WLED1-6 Recommended fading sequence:

- 1. ASSUMPTION: Current WLED value in register
- 2. Set SLOPE
- 3. Set FADE SEL
- 4. Set EN_FADE = 1
- 5. Set target WLED value
- 6. Fading will be done either within 0.5s or 1s based on Slope selection



WLED dimming, SLOPE=1

Ambient Light and Temperature Measurement with 上P3954


The Analog-to-Digital converter (ADC) in the Audio Syncronization block can be also used for ambient light measurement or temperature measurement.

The selection between these modes is controlled with input selector bits INPUT_SEL[1:0] as follows

INPUT_SEL[1:0]	Mode
00	Audio synchronization
01	Temperature measurement (voltage input)
10	Ambient light measurement (current input)
11	No input


AMBIENT LIGHT MEASUREMENT


The ambient light measurement requires only one external component: Ambient light sensor (photo transistor or diode). The ADC reads the current level at ASE pin and converts the result in digital word. User can read the ADC output from the ADC output register. The known ambient light condition allows user to set the backlight current to optimal level thus saving power especially in low light and bright sunlight condition.




TEMPERATURE MEASUREMENT

The temperature measurement requires two external components: resistor and thermistor (resistor that has known temperature vs resistance curve). The ADC reads the voltage level at ASE pin and converts the result in digital word. User can read the ADC output from register. The known temperature allows for example to monitor the temperature inside the display module and decrease the current level of the LEDs if temperature raises too high. This function may increase lifetime of LEDs in some applications.








ADC Code vs Input Voltage







EXAMPLE TEMP SENSOR READING AT DIFFERENT TEMPERATURES (R(25°C)=1M Ω)

T°C	R(MΩ)	Rt(MΩ)	V(ASE)
-40	1	60	2.7540984
0	1	4	2.24
25	1	1	1.4
60	1	0.2	0.4666667
100	1	0.04	0.1076923

7V Shielding 查询"LP3954RL"供应商 To shield LP3954 from high input voltages 6...7.2V the use of external 2.8V LDO is required. This 2.8V voltage protects internally the device against high voltage condition. The recommended connection is as shown in the picture below. Internally both logic and analog circuitry works at 2.8V supply voltage. Both supply voltage pins should have separate filtering capacitors.



In cases where high voltage is not an issue the connection is as shown below



LP3954

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LOGIC INP	UTS SS, SI, SCK/SCL, SY	NC/PWM, IF_SEL, EN_FLA	\SH	•	•	•
V _{IL}	Input Low Level				0.2×V _{DDIO}	V
V _{IH}	Input High Level		0.8×V _{DDIO}			V
I _I	Logic Input Current		-1.0		1.0	μA
		I ² C Mode			400	kHz
f _{SCL}	Clock Frequency	SPI Mode, V _{DDIO} > 1.8V			13	MHz
	SPI Mode, 1.65V ≤ V _{DDIO} < 1.8V			5	MHz	
LOGIC OU	TPUT SO					
.,		I _{SO} = 3 mA V _{DDIO} > 1.8V		0.3	0.5	
V _{OL}	Output Low Level	$I_{SO} = 2 \text{ mA}$ 1.65V $\leq V_{DDIO} < 1.8V$		0.3	0.5	V
.,		$I_{SO} = -3 \text{ mA}$ $V_{DDIO} > 1.8 \text{V}$	V _{DDIO} – 0.5	V _{DDIO} – 0.3		.,
V _{OH}	Output High Level	I _{SO} = -2 mA 1.65V ≤ V _{DDIO} < 1.8V	V _{DDIO} – 0.5	V _{DDIO} – 0.3		V
L	Output Leakage Current				1.0	μA
LOGIC OU	TPUT SDA		-	•		
V _{OL}	Output Low Level	I _{SDA} = 3 mA		0.3	0.5	V

Control Interface


The LP3954 supports two different interface modes:


User can define the serial interface by IF_SEL pin. IF_SEL=0 selects the I²C mode.

- SPI interface (4 wire, serial)
- I²C compatible interface (2 wire, serial)

SPI INTERFACE

LP3954 is compatible with SPI serial bus specification and it operates as a slave. The transmission consists of 16-bit Write and Read Cycles. One cycle consists of 7 Address bits, 1 Read/Write (RW) bit and 8 Data bits. RW bit high state defines a Write Cycle and low defines a Read Cycle. SO output is normally in high-impedance state and it is active only when Data is sent out during a Read Cycle. A pull-up resistor may be needed in SO line if a floating logic signal can cause unintended current consumption in the input circuits where SO is connected. The Address and Data are transmitted MSB first. The Slave Select signal SS must be low during the Cycle transmission. SS resets the interface when high and it has to be taken high between successive Cycles. Data is clocked in on the rising edge of the SCK clock signal, while data is clocked out on the falling edge of SCK.





SPI Timing Parameters

 $V_{DD} = V_{DD_IO} = 2.775V$

Symbol	Parameter	Li	mit	Units
Symbol	Parameter	Min	Max	Units
1	Cycle Time	70		ns
2	Enable Lead Time	35		ns
3	Enable Lag Time	35		ns
4	Clock Low Time	35		ns
5	Clock High Time	35		ns
6	Data Setup Time	20		ns
7	Data Hold Time	0		ns
8	Data Access Time		20	ns
9	Disable Time		10	ns
10	Data Valid		20	ns
11	Data Hold Time	0		ns

Note: Data guaranteed by design.


LP3954

I²C COMPATIBLE INTERFACE 词。"LP3954RL"供应商

In I²C mode the LP3954 pin SCK is used for the I²C clock SCL and the pin SS is used for the I²C data signal SDA. Both these signals need a pull-up resistor according to I²C specification. SI pin is the address select pin. I²C address for LP3954 is 54h when SI = 0 and 55h when SI = 1. Unused pin SO can be left unconnected.


I²C Data Validity

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



I²C Start and Stop Conditions


START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




Transferring Data

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3954 address is 54h or 55H as selected with SI pin. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



Register changes take an effect at the SCL rising edge during the last ACK from slave.




rs = repeated start

id = 7-bit chip address, 54h (SI=0) or 55h (SI=1) for LP3954.

I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.



I²C Timing Parameters (V_{DD1,2} = 3.0 to 4.5V, V_{DD_IO} = 1.65V to V_{DD1,2})

Symbol	Parameter	Lin	Limit	
		Min	Мах	1
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time (Output direction, delay generated by LP3954)	300	900	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	20+0.1C _b	300	ns
8	Fall Time of SDA and SCL	15+0.1C _b	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μs
C _b	Capacitive Load for Each Bus Line	10	200	pF

NOTE: Data guaranteed by design

Autoincrement mode is available, with this possible read or write few byte with autoincreasing addresses, but LP3954 has holes in address register map, and is recommended to use autoincrement mode only for the pattern command registers.

<mark>● Recommended External</mark> 查询"LP3954RL"供应商 ● Components

OUTPUT CAPACITOR, COUT

The output capacitor C_{OUT} directly affects the magnitude of the output ripple voltage. In general, the higher the value of C_{OUT} , the lower the output ripple magnitude. Multilayer ceramic capacitors with low ESR are the best choice. At the lighter loads, the low ESR ceramics offer a much lower Vout ripple that the higher ESR tantalums of the same value. At the higher loads, the ceramics offer a slightly lower Vout ripple magnitude than the tantalums of the same value. However, the dv/dt of the Vout ripple with the ceramics is much lower that the tantalums under all load conditions. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction with the increased applied voltage. The capacitance value can fall to below half of the nominal capacitance. Too low output capacitance will increase the noise and it can make the boost converter unstable.

INPUT CAPACITOR, C_{IN}

The input capacitor C_{IN} directly affects the magnitude of the input ripple voltage and to a lesser degree the V_{OUT} ripple. A higher value C_{IN} will give a lower V_{IN} ripple. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

LIST OF RECOMMENDED EXTERNAL COMPONENTS

OUTPUT DIODE, D_{OUT}

A Schottky diode should be used for the output diode. To maintain high efficiency the average current rating of the schottky diode should be larger than the peak inductor current (1A). Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.


INDUCTOR, L₁


The LP3954's high switching frequency enables the use of the small surface mount inductor. A 4.7 μ H shielded inductor is suggested for 2 MHz operation, 10 μ H should be used at 1 MHz. The inductor should have a saturation current rating higher than the peak current it will experience during circuit operation (1A). Less than 300 m Ω ESR is suggested for high efficiency. Open core inductors cause flux linkage with circuit components and interfere with the normal operation of the circuit. This should be avoided. For high efficiency, choose an inductor with a high frequency core material such as ferrite to reduce the core losses. To minimize radiated noise, use a toroid, pot core or shielded core inductor. The inductor should be connected to the SW pin as close to the IC as possible.


Symbol	Symbol explanation	Value	Unit	Туре	
C _{VDD1}	C between VDD1 and GND	100	nF	Ceramic, X7R / X5R	
C _{VDD2}	C between VDD2 and GND	100	nF	Ceramic, X7R / X5R	
C _{VDDIO}	C between VDDIO and GND	100	nF	Ceramic, X7R / X5R	
C _{VDDA}	C between VDDA and GND	1	μF	Ceramic, X7R / X5R	
C _{OUT}	C between FB and GND	10	μF	Ceramic, X7R / X5R, 10V	
CIN	C between battery voltage and GND	10	μF	Ceramic, X7R / X5R	
L _{BOOST}	L between SW and V_{BAT} at 2 MHz	4.7	μH	Shielded, low ESR, Isat 1A	
C _{VREF}	C between V _{REF} and GND	100	nF	Ceramic, X7R	
C _{VDDIO}	C between V _{DDIO} and GND	100	nF	Ceramic, X7R	
R _{FLASH}	R between I _{FLASH} and GND	1.2	kΩ	±1%	
R _{RBG}	R between I _{RGB} and GND	5.6	kΩ	±1%	
R _{RT}	R between I _{RT} and GND	82	kΩ	±1%	
D _{OUT}	Rectifying Diode (Vf @ maxload)	0.3	V	Schottky diode	
C _{ASE}	C between Audio input and ASE	100	nF	Ceramic, X7R / X5R	
LEDs			User defined		
D _{LIGHT}	Light Sensor		TDK BSC2015		













___ VIBRA

CANDYBAR PHONE



USING EXTRA AMPLIFIER



USING PWM SYGNAL

More application information is available in the document "LP3954 Evaluation Kit".

1
D7 D6
cc_rgb1 cc_rgb2
-
wled5_6 _pwm
0
0 0
pwmnstby
0
0
_
0
0 0
gain_sel[2:0]
0 0

	5	D6	D2	D4	D3	D2	5	8
		r[2:0]			g[2:0]		cet[cet[3:2]
	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
_	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
_	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
_	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
_	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
_	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
		r[2:0]			g[2:0]		cet[cet[3:2]
	0	0	0	0	0	0	0	0
	cet	cet[1:0]		b[2:0]			tt[2:0]	
_	0	0	0	0	0	0	0	0
			Writi	Writing any data to Reset Register resets LP3954	et Register resets	s LP3954		

≦≒P3954 Registers

REGISTER BIT EXPLANATIONS

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Register I	Bit Accessibility and Initial Condition	
Кеу	Bit Accessibility	
rw	Read/write	
r	Read only	
-0,-1	Condition after POR	

RGB CTRL (00H) - RGB LEDS CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
cc_rgb1	cc_rgb2	r1sw	g1sw	b1sw	r2sw	g2sw	b2sw
rw-1	rw-1	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

cc_rgb1	Bit 7	0 - R1, G1 and B1 are constant current sinks, current limited internally 1 - R1, G1 and B1 are switches, limit current with external ballast resistor
cc_rgb2	Bit 6	0 – R2, G2 and B2 are constant current sinks, current limited internally 1 – R2, G2 and B2 are switches, limit current with external ballast resistor
r1sw	Bit 5	0 – R1 disabled 1 – R1 enabled
g1sw	Bit 4	0 – G1 disabled 1 – G1 enabled
b1sw	Bit 3	0 – B1 disabled 1 – B1 enabled
r2sw	Bit 2	0 – R2 disabled 1 – R2 enabled
g2sw	Bit 1	0 – G2 disabled 1 – G2 enabled
b2sw	Bit 0	0 – B2 disabled 1 – B2 enabled

EXT_PWM_CONTROL (07H) – EXTERNAL PWM CONTROL REGISTER

<u>查询"LP395</u>	ARL"供应商	D5	D4	D3	D2	D1	D0
wled1_4_pwm	wled5_6_pwm	r1_pwm	g1_pwm	b1_pwm	r2_pwm	g2_pwm	b2_pwm
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

	1	
wled1_4_pwm	Bit 7	0 – WLED1WLED4 PWM control disabled 1 – WLED1WLED4 PWM control enabled
woodE 6 mum	Bit 6	0 – WLED5, WLED6 PWM control disabled
wled5_6_pwm		1 – WLED5, WLED6 PWM control enabled
rt num	Bit 5	0 - R1 PWM control disabled
r1_pwm	ыгэ	1 – R1 PWM control enabled
	Bit 4	0 – G1 PWM control disabled
g1_pwm	BIL 4	1 – G1 PWM control enabled
	D:+ 0	0 – RB PWM control disabled
b1_pwm	Bit 3	1 – B1 PWM control enabled
	D:+ 0	0 – R2 PWM control disabled
r2_pwm	Bit 2	1 – R2 PWM control enabled
	D:4	0 – G2 PWM control disabled
g2_pwm	Bit 1	1 – G2 PWM control enabled
h0	DHO	0 – B2 PWM control disabled
b2_pwm	Bit 0	1 – B2 PWM control enabled

WLED CONTROL (08H) - WLED CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
		slope	fade_sel	en_fade	displ	en_w1_4	en_w5_6
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

		1
slope	Bit 5	0 – fade execution time 1.3 sec
	DIU	1 – fade execution time 0.65 sec
fodo col	Bit 4	0 – fade control for WLED1 WLED4
fade_sel		1 – fade control for WLED5, WLED6
en fade	Bit 3	0 – automatic fade disabled
en_idde	ыз	1 – automatic fade enabled
dian	Bit 2	0 – WLED1-4 and WLED5-6 are controlled separately
displ		1 – WLED1-4 and WLED5-6 are controlled with WLED1-4 controls
on wit 4	Bit 1	0 – WLED1WLED4 disabled
en_w1_4		1 – WLED1WLED4 enabled
on wE G	Bit 0	0 – WLED5,WLED6 disabled
en_w5_6		1 – WLED5,WLED6 enabled

WLED1-4 (09H) – WLED1WLED4 BRIGHTNESS CONTROL REGISTER										
5 间"LP3954R		D5	D4	D3	D2	D1	D0			
wled1_4[7:0]										
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0			
	至 间"LP3954R	章 洵"LP3954RL"供应商	≦ 询"LP3954R↓"供应商 D5 D5	≦ 询"LP3954RL"供应商	≦询"LP3954RL"供应商 D7 D6 D4 D3 wled1_4[7:0]	∑询"LP3954RL"供应商 D7 D6 D4 D3 D2 wled1_4[7:0]	≦ 询"LP3954R↓"供应商 D5 D4 D3 D2 D1 wled1_4[7:0]			

			Adjustment
		wled1_4[7:0]	Typical driver current (ma)
		0000 0000	0
		0000 0001	0.1
		0000 0010	0.2
wled1_4[7:0]	Bits 7-0	0000 0011	0.3
		0000 0100	0.4
		1111 1101	25.3
		1111 1110	25.4
		1111 1111	25.5

WLED5-6 (0AH) – WLED5, WLED6 BRIGHTNESS CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
			wled5	_5[7:0]			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

			Adjustment
		wled5_6[7:0]	Typical driver current (ma)
		0000 0000	0
		0000 0001	0.1
		0000 0010	0.2
wled5_6[7:0]	Bits 7-0	0000 0011	0.3
		0000 0100	0.4
		1111 1101	25.3
		1111 1110	25.4
		1111 1111	25.5

<u>查询"L</u>	P3954RL"(共)	应商		_				
D7	D6 #1	D5	D4	D3	D2	D1	D0	
pwm_sync	nstby	en_boost			en_autoload	rgb_s	sel[1:0]	
rw-0	rw-0	rw-0	r-0	r-0	rw-1	rw-0	rw-0	
							_	
	pwm_sync	Bit 7	0 – synchronizatio 1 – synchronizatio	_				
	nstby	Bit 6	0 – LP3954 standby mode 1 – LP3954 active mode				_	
	en_boost	Bit 5	0 – boost convert 1 – boost convert				_	
	en_autoload	Bit 2	0 – internal boost 1 – internal boost					
			Col	or LED contro	I mode selection	on	_	
			rgb_sel[1:0]	Audio sy connecte		ern generator onnected to	-	
	rgb_sel[1:0]	Bits 1-0	00	none	RC	GB1 & RGB2	_	
			01	RGB1		RGB2	_	
			10	RGB2	2	RGB1	-	
			11	RGB1 & R	IGB2	none	-	

ADC_OUTPUT (0CH) - ADC DATA REGISTER

D7									
	data[7:0]								
r-0	r-0 r-0 r-0 r-0 r-0 r-0 r-0								

data[7:0] Bits 7-0 Data register ADC (Audio input, light or temperature sensors)

www.national.com

2		BOOST_OUTPUT (0DH) – BOOST OUTPUT VOLTAGE CONTROL REGISTER								
f	D7 - D6 - D5 - D4 - D3 - D2 - D1 - D0 - D1 - D1									
	Boost[7:0]									
	rw-0 rw-0 rw-1 rw-1 rw-1 rw-1 rw-1 rw-1									

			Adjustment
		Boost[7:0]	Typical boost output (V)
		0000 0000	4.00
		0000 0001	4.25
		0000 0011	4.40
Boost[7:0]	Bits 7-0	0000 0111	4.55
		0000 1111	4.70
		0001 1111	4.85
		0011 1111	5.00 (default)
		0111 1111	5.15
		1111 1111	5.30

BOOST_FRQ (0EH) - BOOST FREQUENCY CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
						freq_sel[2:0]	
r-0	r-0	r-0	r-0	r-0	rw-1	rw-1	rw-1

freq_sel[2:0]		Adju	ustment
		freq_sel[2:0]	Frequency
	Bits 7-0	1xx	2.00 MHz
		01x	1.67 MHz
		00x	1.00 MHz

•	HC_FLASH (10H) – HIGH CURRENT FLASH DRIVER CONTROL REGISTER 								
		D5	D4	D3	D2	D1	D0		
	•	hc_pwm	fl_t[1:0]	hc[1:0]	en_hcflash		
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0		

ha num	Bit 5	0 – PWM for	high current flash driver disabled			
hc_pwm	DIL 3	1 – PWM for	high current flash driver enabled			
		Fla	sh duration for high current driver			
		fl_t[1:0]	Typical flash duration			
fl +[1.0]	Bits 4-3	00	200 ms			
fl_t[1:0]	DIIS 4-3	01	400 ms			
		10	600 ms			
		11	According EN_FLASH pin on duration			
		Current control for high current flash driver				
		hc[1:0]	current			
L . [4 . 0]		00	0.25×I _{MAX(FLASH)}			
hc[1:0]	Bits 2-1	01	0.50×I _{MAX(FLASH)}			
		10	0.75×I _{MAX(FLASH)}			
		11	1.00×I _{MAX(FLASH)}			
en hcflash	Bit 0	0 – high curre	ent flash driver disabled			
en_nendsn		1 - high current flash driver enabled				

PATTERN_GEN_CTRL (11H) - PATTERN GENERATOR CONTROL REGISTER

D7	D6	D5	D4	D3	D2	D1	D0
					rgb_start	loop	log
r-0	r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0

rgb_start Bit 2		0 – Pattern generator disabled 1 – execution pattern starting from command 1
loop Bit 1		0 – pattern generator loop disabled (single patter) 1 – pattern generator loop enabled (execute until stopped)
log	Bit 0	0 – color intensity mode 0 1 – color intensity mode 1

www.national.com

RGB1_MAX_CURRENT (12H) – RGB1 DRIVER INDIVIDUAL MAXIMUM CURRENT CONTROL REGISTER

21 间"LP3954RL"1共应商		D5	D4	D3	D2	D1	D0
	ir1[1:0]		ig1[1:0]	ib1[:0]	
r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

		Maxim	um current for R1 driver
		ir1[2:0]	Maximum output current
		00	0.25×I _{MAX}
ir1[1:0]	Bits 5-4	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		1axim	um current for G1 driver
		ig2[1:0]	Maximum output current
		00	0.25×I _{MAX}
ig1[1:0]	Bits 3-2	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}
		Maxim	um current for B1 driver
		ib1[1:0]	Maximum output current
		00	0.25×I _{MAX}
ib1[1:0]	Bits 1-0	01	0.50×I _{MAX}
		10	0.75×I _{MAX}
		11	1.00×I _{MAX}

D7	P3954RL"供应	D5	D4	D3	D2	D1	DC
		ir2[1:0]	ig2	2[1:0]	ib2	[1:0]
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-
			Maxi	mum current	for R2 driver		
			ir2[2:0]	Maxim	um output currer	nt	
			00		0.25×I _{MAX}		
	ir2[1:0]	Bits 5-4	01		0.50×I _{MAX}		
			10		0.75×I _{MAX}		
			11		1.00×I _{MAX}		
			Maxi	mum current	for G2 driver		
			ig2[1:0]	Maxim	um output currer	nt	
	ig2[1:0]	Bits 3-2	00		0.25×I _{MAX}		
	igz[1.0]	Dits 3-2	01		0.50×I _{MAX}		
			10		0.75×I _{MAX}		
			11		1.00×I _{MAX}		
			Maxi	mum current	for B2 driver		
			ib2[1:0]	Maxim	um output currer	nt	
	ib2[1:0]	Bits 1-0	00		0.25×I _{MAX}		
	102[1.0]		01		0.50×I _{MAX}		
			10		0.75×I _{MAX}		
			11		1.00×I _{MAX}		

AUDIO_SYNC_CTRL1 (2AH) – AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 1

-	D7		D5	D4	D3	D2	D1	D0
	gain_sel[2:0]			sync_mode	en_agc	en_sync	input_s	sel[1:0]
	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1	rw-1

		Ir	nput signal gain control		
		gain_sel[2:0]	gain, db		
		000	0 (default)		
		001	3		
acin col[2:0]	Bits 7-5	010	6		
gain_sel[2:0]	DIIS 7-5	011	9		
		100	12		
		101	15		
		110	18		
		111	21		
		Input filter mode control			
sync_mode	Bit 4	0 – Amplitude mode			
		1 – Frequency mode			
en_agc	Bit 3	0 – automatic gain control disabled			
		1 – automatic gain control enabled			
en_sync	Bit 2	0 – audio synchronization disabled			
,		1 – audio synchro			
			ADC input selector		
		input_sel[1:0]	Input		
input_sel[1:0]	Bits 1-0	00	Single ended input signal (ASE)		
mpar_ser[1.0]		01	Temperature measurement		
		10	Ambient light measurement		
		11	No input (default)		

AUDIO_SYNC_CTRL2 (2BH) – AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 2

D7	D6	D5	D4	D3	D2	D1	D0
			en_avg	mode_o	ctrl[1:0]	speed_	ctrl[1:0]
r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0

en_avg	Bit 4	0 – averaging disabled 1 – averaging enabled				
mode_ctrl[1:0]	Bits 3-2	Filtering mode control				
		LEDs light res	sponse time to audio input			
		speed_ctrl[1:0]	Response			
anaad atul[1:0]	Bits 1-0	00	FASTEST (default)			
speed_ctrl[1:0]		01	FAST			
		10	MEDIUM			
		11	SLOW			

PATTERN CONTROL REGISTERS													
查询"LP3954RL"供应商 Command_[1:8]A – Pattern Control Register A													
D7	D6	D5	D4	D3	D2	D1	D0						
	r[2:0]			g[2:0]		cet[3:2]						
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0						


	Command_[1:8]B – Pattern Control Register B										
D7	D6	D5	D4	D3	D2	D1	D0				
cet[cet[1:0]		b[2:0]			tt[2:0]					
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0				


			Red color intensity	у				
		r[2:0]	curre	ent, %				
			log=0	log=1				
		000	0×I _{MAX}	0×I _{MAX}				
FG G		001	7%×I _{MAX}	1%×I _{MAX}				
	Bits	010	14%×I _{MAX}	2%×I _{MAX}				
[2:0]	7-5A	011	21%×I _{MAX}	4%×I _{MAX}				
		100	32%×I _{MAX}	10%×I _{MAX}				
		101	46%×I _{MAX}	21%×I _{MAX}				
		110	71%×I _{MAX}	46%×I _{MAX}				
		111	100%×I _{MAX}	100%×I _{MAX}				
		* log bit is in patter	bit is in pattern_gen_ctrl register					
			Green color intensi	ty				
		g[2:0]	curre	ent, %				
			log=0	log=1				
		000	0×I _{MAX}	0×I _{MAX}				
		001	7%×I _{MAX}	1%×I _{MAX}				
	Bits	010	14%×I _{MAX}	2%×I _{MAX}				
[2:0]	4-2A	011	21%×I _{MAX}	4%×I _{MAX}				
		100	32%×I _{MAX}	10%×I _{MAX}				
		101	46%×I _{MAX}	21%×I _{MAX}				
		110	71%×I _{MAX}	46%×I _{MAX}				
		111	100%×I _{MAX}	100%×I _{MAX}				
			n_gen_ctrl register					

IRL"供应商		Comma	and execution time	
		cet[3:0]	CET duration, ms	
		0000	197	
		0001	393	
		0010	590	
		0011	786	
		0100	983	
		0101	1180	
oot[2:0]	Bits 1-0A	0110	1376	
cet[3:0]	7-6B	0111	1573	
	7.00	1000	1769	
		1001	1966	
		1010	2163	
		1011	2359	
		1100	2556	
		1101	2753	
		1110	2949	
		1111	3146	
		b[2:0]	curren	ıt, %
			log=0	log=1
		000	0×I _{MAX}	0×I _{MAX}
		001	7%×I _{MAX}	1%×I _{MAX}
	Bits	010	14%×I _{MAX}	2%×I _{MAX}
b[2:0]	5-3B	011	21%×I _{MAX}	4%×I _{MAX}
		100	32%×I _{MAX}	10%×I _{MAX}
		101	46%×I _{MAX}	21%×I _{MAX}
		110	71%×I _{MAX}	46%×I _{MAX}
		111	100%×I _{MAX}	100%×I _{MAX}
			ern_gen_ctrl register	Lee , or MAX
			ransition time	
		tt[2:0]	Transition time, ms	
		000	0	
		001	55	
	Bits	010	110	
tt[2:0]	2-0B	010	221	
		100	442	
		100	885	
		110	1770	
		111	3539	

RESET (60H) - RESET REGISTER

D7	D6	D5	D4	D3	D2	D1	D0				
	Writing any data to Reset Register in address 60H can reset LP3954										
r-0	r-0 r-0 r-0 r-0 r-0 r-0 r-0										





查询"LP3954RL"供应商

Notes

查询"LP3954RL"供应商

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Europe

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560