

# CY14B101L

# 1-Mbit (128K x 8) nvSRAM


#### Features

- 25 ns, 35 ns, and 45 ns access times
- "Hands-off" automatic *STORE* on power down with only a small capacitor
- STORE to QuantumTrap<sup>TM</sup> nonvolatile elements is initiated by software, device pin, or Autostore<sup>TM</sup> on power down
- RECALL to SRAM initiated by software or power up
- Infinite READ, WRITE, and RECALL cycles
- + 10 mA typical  $I_{\rm CC}$  at 200 ns cycle time
- 200,000 STORE cycles to quantum trap
- 20-year data retention @ 55°C
- Single 3V operation +20%, -10%
- · Commercial and industrial temperature
- SOIC and SSOP packages
- RoHS compliance

#### Logic Block Diagram

#### **Functional Description**


The Cypress CY14B101L is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing, the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles; while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.



198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised January 24, 2007



# **Pin Configurations**





### **Pin Definitions**

Pin Name	Ю Туре	Description
$A_0 - A_{16}$	Input	Address Inputs used to select one of the 131,072 bytes of the nvSRAM.
DQ0 – DQ7	Input Output	Bidirectional Data IO Lines. Used as input or output lines depending on operation.
WE	Input	Write Enable Input, Active LOW. When selected LOW, enables data on the IO pins to be written to the address location latched by the falling edge of CE.
CE	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	<b>Output Enable, Active LOW</b> . The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. IO pins are tri-stated on deasserting $\overline{OE}$ high.
V <sub>SS</sub>	Ground	Ground For The Device. Must be connected to ground of the system.
V <sub>CC</sub>	Power Supply	Power Supply Inputs To The Device.
HSB	Input Output	<b>Hardware Store Busy (HSB)</b> . When low this output indicates a hardware store is in progress. When pulled low external to the chip it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected. (connection optional)
V <sub>CAP</sub>	Power Supply	Autostore Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	No Connect. Do not connect this pin to the die.

### **Device Operation**

The CY14B101L nvSRAM is made up of two functional components paired in the same physical cell, the SRAM memory cell and the nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Transfer of data can be from the SRAM to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The CY14B101L supports infinite reads and writes just like a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 200,000 STORE operations.

### SRAM Read

<u>The CY14B101L performs a READ cycle whenever CE</u> and OE are low while WE and HSB are high. The address specified on pins A<sub>0-16</sub> determines which of the 131,072 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid <u>after a delay</u> of t<sub>AA</sub> (READ cycle 1). If the READ is initiated by CE or OE, the outputs will be valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (READ cycle 2). The data outputs repeatedly responds to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins. It remains valid until another address change, or until CE or OE is brought high, or WE or HSB is brought low.

### **SRAM Write**

A W<u>RITE</u> cycle is performed whenever  $\overline{CE}$  and  $\overline{WE}$  are low and HSB is high. The address inputs must be stable before <u>entering the WRITE</u> cycle and must remain stable until either  $\overline{CE}$  or WE goes high at the end of the cycle. The data on the common IO pins  $IO_{0-7}$  will be written into the memory if the data is valid  $t_{SD}$  before the end of a WE controlled WRITE or before the end of an CE controlled WRITE. Keep the OE high during the entire WRITE cycle to avoid data bus contention on common IO lines. If OE is left low, internal circuitry turns off the output buffers  $t_{HZWE}$  after WE goes low.

### **AutoStore Operation**

The CY14B101L stores data to nvSRAM using one of the three storage operations. <u>These</u> three operations are Hardware Store activated by HSB, Software Store activated by an address sequence, and AutoStore on device power down. AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B101L.


During normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation will be initiated with power provided by the V<sub>CAP</sub> capacitor.

Figure 1 on page 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC Characteristics table for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to 5V by a charge pump internal to the chip. A pull up must be placed on WE to hold it inactive during power up.

To reduce unnecessary nonvolatile stores, AutoStore, and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. Monitor the HSB signal by the system to detect if an AutoStore cycle is in progress.



#### Figure 1. AutoStore Mode



#### Hardware STORE Operation

The CY14B101L provides the HSB pin for controlling and acknowledging the STORE operations. Use the HSB pin to request a hardware STORE cycle. When the HSB pin is driven low, the CY14B101L conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a WRITE to the <u>SRAM</u> took place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM\_<u>READ</u> and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the CY14B101L continues SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, t<sub>DELAY</sub> to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

During any STORE operation, regardless of <u>how</u> it was initiated, the CY14B101L continues to drive the HSB pin low, releasing it only when the STORE is complete. Upon completion of the <u>STORE</u> operation the CY14B101L remains disabled until the HSB pin returns high. Leave the HSB unconnected if is not used.

#### Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ ,

a RECALL cycle will automatically be initiated and takes  $t_{\mbox{\scriptsize HRECALL}}$  to complete.

#### Software STORE

Transfer data from the SRAM to the nonvolatile memory with a software address sequence. The CY14B101L software <u>STORE</u> cycle is initiated by executing sequential CE-controlled READ cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If there are intervening READ or WRITE accesses, the sequence will be aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x8FC0 Initiate STORE Cycle

The software sequence may be clocked with  $\overline{CE}$  controlled READs or  $\overline{OE}$  controlled READs. Once the sixth address in the sequence has been entered, the STORE cycle commences and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{OE}$  be low for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### Software RECALL

Transfer the data from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled READ operations must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x4C63 Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements.





#### Table 1. Mode Selection

CE	WE	OE	A15 – A0	Mode	ю	Power
Н	Х	Х	Х	Not Selected	Output High-Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Enable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High-Z	Active I <sub>CC2</sub> <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High-Z	Active <sup>[1, 2, 3]</sup>

Notes

The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
 While there are 17 address lines on the CY14B101L, only the lower 16 lines are used to control software modes.
 IO state depends on the state of OE. The IO table shown is based on OE Low.



#### Preventing AutoStore

Disable the AutoStore function by initiating an AutoStore Disable sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate <u>the</u> AutoStore Disable sequence, the following sequence of CE-controlled READ operations must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x8B45 AutoStore Disable

Re-enable the AutoStore by initiating an AutoStore Enable sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, the following sequence of CE-controlled READ operations must be performed:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

#### **Data Protection**

The CY14B101L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when  $V_{CC} < V_{SWITCH}$ . If the CY14B101L is in a WRITE mode (CE and WE low) at power up after a RECALL, or after a ST<u>ORE</u>, the WRITE will be inhibited until a negative transition on CE or WE is detected.

This protects against inadvertent writes during power up or brownout conditions.

#### **Noise Considerations**

The CY14B101L is a high speed memory and so must have a high frequency bypass capacitor of approximately 0.1 µF


connected between  $V_{CC}$  and  $V_{SS},$  using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduces circuit noise.

#### Low Average Active Power

CMOS technology provides the CY14B101L the benefit of drawing less current when it is cycled at times longer than 50 ns. *Figure 2* shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst case current consumption is shown for commercial temperature range  $V_{CC}$  = 3.6V and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY14B101L depends on the following items:

- 1. The duty cycle of chip enable.
- 2. The overall cycle rate for accesses.
- 3. The ratio of READs to WRITEs.
- 4. The operating temperature.
- 5. The V<sub>CC</sub> level.
- 6. IO loading.

#### Figure 2. Current vs. Cycle Time





### **Maximum Ratings**

Exceeding maximum ratings may shorten the device battery life. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ Relative to GND –0.5V to 4.1V
Voltage Applied to Outputs in High-Z State0.5V to V_{CC} + 0.5V
Input Voltage–0.5V to $V_{CC}$ + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential–2.0V to $V_{CC}$ + 2.0V

Package Power Dissipation Capability ( $T_A = 25^{\circ}C$ )
Surface Mount Lead Soldering Temperature (three seconds)+260°C
Output Short Circuit Current <sup>[4]</sup> 15 mA
Static Discharge Voltage > 2001V (in accordance with MIL-STD-883, method 3015)
Latch up Current > 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	–40°C to +85°C	2.7V to 3.6V

#### **DC Electrical Characteristics**

Over the Operating Range (VCC = 2.7V to 3.6V)<sup>[5, 6, 7]</sup>

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 35 ns t <sub>RC</sub> = 45 ns Dependent on output loading and cycle rate.	Commercial		65 55 50	mA mA mA
		Values obtained without output loads. $I_{OUT} = 0$ mA.	Industrial		55 (t <sub>RC</sub> = 45 ns)	mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All inputs do not care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		6	mA	
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AA</sub> = 200 ns, 3V, 25°C typical	WE > (V <sub>CC</sub> – 0.2). All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads. I <sub>OUT</sub> = 0		10	mA	
I <sub>CC4</sub>		All inputs do not care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		3	mA	
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\overline{\text{WE}}$ > (V <sub>CC</sub> – 0.2). All others V <sub>IN</sub> < 0.2V or > (V <sub>CC</sub> – 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.			3	mA
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>SS</sub> <u>≤</u> V <sub>IN</sub> <u>≤</u> V <sub>CC</sub>		-1	+1	μA
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} > V_{IH}$		-1	+1	μA
V <sub>IH</sub>	Input HIGH Voltage [7]			2.0	Vcc + 0.3	V
V <sub>IL</sub>	Input LOW Voltage			Vss-0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = –2 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 4 mA		0.4	V	
V <sub>CAP</sub>	Storage Capacitor	Between $V_{CAP}$ pin and $V_{SS}$ , 5V rated		17	120	μF

#### Notes

4. Outputs shorted for no more than one second. No more than one output shorted at a time.

5. Typical conditions for the active current shown on the front page of the data sheet are average values at 25°C (room temperature), and V<sub>CC</sub> = 3V. Not 100% tested.

6. The HSB pin has I<sub>OUT</sub> =  $-10 \mu$ A for V<sub>OH</sub> of 2.4 V, this parameter is characterized but not tested.

7. V<sub>IH</sub> changes by 100 mV when V<sub>CC</sub> > 3.5V.




### Capacitance <sup>[7]</sup>


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz, $V_{CC} = 0$ to 3.0 V	7	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

#### Thermal Resistance [7]

Parameter	Description	32-SOIC	48-SSOP	Unit	
$\Theta_{JA}$	Thermal Resistance (junction to ambient)	Test conditions follow standard test methods and proce- dures for measuring thermal impedance, in accordance with	TBD	TBD	°C/W
$\Theta^{JC}$	Thermal Resistance (junction to case)	EIA/JESD51.	TBD	TBD	°C/W

# AC Test Loads





# **AC Test Conditions**

Input Pulse Levels	0 V to 3 V
Input Rise and Fall Times (10% – 90%)	<u>&lt;</u> 5 ns
Input and Output Timing Reference Levels	1.5 V

<sup>8.</sup> These parameters are guaranteed but not tested.



### **AC Switching Characteristics**

Para	meter		25 ns	s part	35 ns	s part	45 ns	s part	
Cypress Parameter	Alt. Parameter	Description	Min         Max           25         25           25         25           25         12           3         12           3         10           0         10           10         10	Min	Max	Min	Max	Unit	
SRAM Read	l Cycle							•	
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
t <sub>RC</sub> <sup>[9]</sup>	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
t <sub>AA</sub> <sup>[10]</sup>	t <sub>AA</sub>	Address Access Time		25		35		45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20	ns
t <sub>OHA</sub>	t <sub>OH</sub>	Output Hold After Address Change	3		3		3		ns
t <sub>LZCE</sub> <sup>[11]</sup>	t <sub>LZ</sub>	Chip Enable to Output Active	3		3		3		ns
t <sub>HZCE</sub> <sup>[11]</sup>	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
t <sub>LZOE</sub> <sup>[11]</sup>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> <sup>[11]</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
t <sub>PU</sub> <sup>[7]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> <sup>[7]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns
SRAM Write	e Cycle								
t <sub>WC</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
t <sub>SD</sub>	t <sub>DW</sub>	Data SetUp to End of Write	10		12		15		ns
t <sub>HD</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AW</sub>	t <sub>AW</sub>	Address SetUp to End of Write	20		25		30		ns
t <sub>SA</sub>	t <sub>AS</sub>	Address SetUp to Start of Write	0		0		0		ns
t <sub>HA</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>HZWE</sub> <sup>[11, 12]</sup>	t <sub>WZ</sub>	Write Enable to Output Disable		10		13		15	ns
t <sub>LZWE</sub> <sup>[11]</sup>	t <sub>ow</sub>	Output Active after End of Write	3		3		3		ns

 Notes

 9. WE must be HIGH during SRAM read cycles.

 10. Device is continuously selected with CE and OE low.

11. Measured  $\pm$  200 mV from steady state output voltage. 12. If  $\overline{WE}$  is low when  $\overline{CE}$  goes low, the outputs remain in the high impedance state.



### AutoStore/Power Up RECALL

Parameter	Description	CY14B101L		Unit
	Description	Min	Max	Unit
t <sub>HRECALL</sub> <sup>[13]</sup>	Power Up RECALL Duration		20	ms
t <sub>STORE</sub> [14, 15]	STORE Cycle Duration		12.5	ms
V <sub>SWITCH</sub>	Low Voltage Trigger Level		2.65	V
t <sub>VCCRISE</sub>	VCC Rise Time	150		μS

# Software Controlled STORE/RECALL Cycle [16, 17, 18]

Parameter	Description	25 n:	s part	35 n	s part	45 ns part		Unit
Parameter	Description	Min	Max	Min	Мах	Min	Max Max 50	Unit
t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns
t <sub>AS</sub>	Address SetUp Time	0		0		0		ns
t <sub>CW</sub>	Clock Pulse Width	20		25		30		ns
t <sub>GHAX</sub>	Address Hold Time	1		1		1		ns
t <sub>RECALL</sub>	RECALL Duration		50		50		50	μS
t <sub>SS</sub> <sup>[19, 20]</sup>	Soft Sequence Processing Time		70		70		70	μS

#### Hardware STORE Cycle

Parameter	Description	CY14B101L		Unit	
Farameter	Description	Min	Мах	Unit	
t <sub>DELAY</sub> <sup>[21]</sup>	Time allowed to complete SRAM Cycle	1	70	μS	
t <sub>HLHX</sub>	Hardware STORE Pulse Width	15		ns	


Notes

- t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
   If an SRAM write has not taken place since the last nonvolatile cycle, no STORE takes place.
- 15. Industrial grade devices require 15 ms max.
- 16. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled READs.
- 17. The six consecutive addresses must be read in the order listed in the Table 1, "Mode Selection," on page 5. WE must be HIGH during all six consecutive cycles.
- 18. A 600  $\Omega$  resistor must be connected to  $\overline{\text{HSB}}$  to use the software command.
- 19. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register the command.
- 20. Commands like STORE and RECALL lock out IO until operation is complete, which further increases this time. See the specific command.
- 21. READ and WRITE cycles in progress before HSB are given this amount of time to complete.




### **Switching Waveforms**

SRAM Read Cycle 1(address controlled) [9, 10, 22]



### SRAM Read Cycle 2 (CE and OE controlled) <sup>[9, 22]</sup>




#### Note

22. HSB must remain HIGH during READ and WRITE cycles.




### Switching Waveforms (continued)

### SRAM Write Cycle 1(WE controlled) [22, 23]



# SRAM Write Cycle 2 (CE controlled)



Note 23.  $\overline{CE}$  or  $\overline{WE}$  must be  $\geq V_{IH}$  during address transitions.



### Switching Waveforms (continued)

#### Figure 3. AutoStore/Power Up RECALL






Figure 4. CE-Controlled Software STORE/RECALL Cycle <sup>[17]</sup>







#### Switching Waveforms (continued)






#### Figure 6. Hardware STORE Cycle










# PART NUMBERING NOMENCLATURE



### **Ordering Information**


All of the following mentioned parts are of "Pb-free" type. Shaded areas contain advance information. Contact your local Cypress sales representative for availability of these parts.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B101L-SZ25XCT	51-85127	32-pin SOIC	Commercial
	CY14B101L-SP25XCT	51-85061	48-pin SSOP	
35	CY14B101L-SZ35XCT	51-85127	32-pin SOIC	Commercial
	CY14B101L-SP35XCT	51-85061	48-pin SSOP	
45	CY14B101L-SZ45XCT	51-85127	32-pin SOIC	Commercial
	CY14B101L-SP45XCT	51-85061	48-pin SSOP	
45	CY14B101L-SZ45XIT	51-85127	32-pin SOIC	Industrial
	CY14B101L-SP45XIT	51-85061	48-pin SSOP	
	CY14B101L-SZ45XI	51-85127	32-pin SOIC	
	CY14B101L-SP45XI	51-85061	48-pin SSOP	



### Package Diagrams


Figure 8. 32-pin (300-Mil) SOIC, 51-85127





### Package Diagrams (continued)

Figure 9. 48-Pin Shrunk Small Outline Package, 51-85061



AutoStore and QuantumTrap are registered trademarks of Simtek Corporation. All products and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change	
**	425138	See ECN	TUP	New Data Sheet	
*A	437321	See ECN	TUP	Show Data Sheet on External Web	
*В	471966	See ECN	TUP	Changed I <sub>CC3</sub> from 5 mA to 10 mA Changed ISB from 2 mA to 3 mA Changed V <sub>IH(min)</sub> from 2.2V to 2.0V Changed t <sub>RECALL</sub> from 40 $\mu$ s to 50 $\mu$ s Changed Endurance from 1 Million Cycles to 500K Cycles Changed Data Retention from 100 Years to 20 Years Added Soft Sequence Processing Time Waveform Updated Part Numbering Nomenclature and Ordering Information	
*C	503272	See ECN	PCI	Changed from Advance to Preliminary Changed the term "Unlimited" to "Infinite" Changed Endurance from 500K Cycles to 200K Cycles Added temperature spec to Data Retention - 20 years at 55°C Removed $lcc_1$ values from the DC table for 25 ns and 35 ns industrial grade Changed $lcc_2$ value from 3 mA to 6 mA in the DC table Added a footnote on V <sub>IH</sub> Changed V <sub>SWITCH(min)</sub> from 2.55V to 2.45V Added footnote 17 related to using the software command Updated Part Nomenclature Table and Ordering Information Table	
*D	597002	See ECN	TUP	Removed V <sub>SWITCH(min)</sub> spec from the AutoStore/Power Up RECALL ta Changed t <sub>GLAX</sub> spec from 20 ns to 1 ns Added t <sub>DELAY(max)</sub> spec of 70 $\mu$ s in the hardware STORE cycle table Removed t <sub>HLBL</sub> specification Changed t <sub>SS</sub> specification form 70 $\mu$ s (min) to 70 $\mu$ s (max) Changed V <sub>CAP(max)</sub> from 57 $\mu$ F to 120 $\mu$ F	
*E	688776	See ECN	VKN	Added footnote related to HSB Changed t <sub>GLAX</sub> to t <sub>GHAX</sub>	