

# 16-Mbit (1M x 16) Static RAM

#### **Features**

· Very high speed: 55 ns

• Wide voltage range: 1.65V-1.95V

· Ultra low active power

— Typical active current: 1.5 mA @ f = 1 MHz

— Typical active current: 15 mA @ f = f<sub>max</sub>

· Ultra low standby power

• Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features

· Automatic power down when deselected

· CMOS for optimum speed and power

· Available in Pb-free 48-ball VFBGA package

### Functional Description<sup>[1]</sup>

The CY62167DV18 is a high performance CMOS static RAM organized as 1M words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99% when addresses are not toggling. Placing the device into standby mode reduces power


consumption by more than 99% when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW or both BHE and BLE are HIGH). The input and output pins ( $\text{IO}_0$  through  $\text{IO}_{15}$ ) are placed in a high impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable (BHE) and Byte Low Enable (BLE) are disabled (BHE, BLE HIGH)
- Write operation is active (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW)

To write to the device, take Chip Enables ( $\overline{\text{CE}_1}$  LOW and CE<sub>2</sub> HIGH) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If BLE is LOW, then data from IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If BHE is LOW then data from IO pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take Chip Enables  $(\overline{CE}_1 LOW \underline{and} CE_2 HIGH)$  and  $\overline{OE} LOW$  while forcing the WE HIGH. If  $\overline{BLE}$  is LOW, then data from the memory location specified by the address pins appear on IO $_0$  to IO $_7$ . If  $\overline{BHE}$  is LOW, then data from memory appears on IO $_8$  to IO $_{15}$ . See the "Truth Table" on page 9 for a complete description of read and write modes.

### **Logic Block Diagram**



#### Note


1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.



### **Product Portfolio**

							Power D	issipatio	า		
Product	V <sub>CC</sub> Range (V)			Speed		Operating I <sub>CC</sub> (mA)			Ctondless I (s.A)		
Product			(ns)	f = 1MHz		f = f <sub>max</sub>		- Standby I <sub>SB2</sub> (μA)			
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	
CY62167DV18LL	1.65	1.8	1.95	55	1.5	5	15	30	2.5	20	

## Pin Configuration [3]



A<sub>10</sub>

 $A_{11}$ 

DNU

Н

 $A_8$ 

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.
 DNU pins must be left floating or tied to V<sub>SS</sub> to ensure proper operation.



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.......55°C to +125°C Supply Voltage to Ground Potential . -0.2V to  $V_{CCmax} + 0.2V$ 

DC Input Voltage <sup>[4, 5]</sup>	0.2V to V <sub>CCmax</sub> + 0.2V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	<b>V</b> cc <sup>[6]</sup>
Industrial	–40°C to +85°C	1.65V to 1.95V

## DC Electrical Characteristics (Over the Operating Range)

					55 ns	;	
Parameter	Description	Tes	t Conditions	Min	<b>Typ</b> <sup>[2]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA		1.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA				0.2	V
V <sub>IH</sub>	Input HIGH Voltage			1.4		V <sub>CC</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage			-0.2		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$		<b>–</b> 1		+1	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	, Output Disabled	<b>–</b> 1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 1.95V, I_{OUT} = 0 \text{ mA},$		15	30	mA
		f = 1 MHz	CMOS level		1.5	5	
I <sub>SB1</sub>	Automatic CE Power down Current – CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{CE}_2 \le 0.2\text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \le 0.2\text{V},$ $\text{f} = \text{f}_{\text{MAX}} \text{ (Address and Data Only)},$ $\text{f} = 0  (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}} \text{ and } \overline{\text{BLE}})$			2.5	20	μА
I <sub>SB2</sub>	Automatic CE Power down Current – CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{CE}_2 \le 0.2\text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V or V}_{\text{IN}} \le 0.2\text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = 1.95\text{V}$			2.5	20	μА

#### Capacitance [7]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IL(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   Full device AC operation requires linear V<sub>CC</sub> ramp from 0 to V<sub>CC(min)</sub> and V<sub>CC</sub> must be stable at V<sub>CC(min)</sub> for 500 μs.
   Tested initially and after any design or process changes that may affect these parameters.



### Thermal Resistance [7]

Parameter	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		16	°C/W

#### **AC Test Loads and Waveforms**




Parameters	1.8V	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	<b>Typ</b> [2]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		1.95	V
I <sub>CCDR</sub>		$V_{CC} = 1.0V, \overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$			10	μА
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### Data Retention Waveform<sup>[9]</sup>



- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.
   BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



## Switching Characteristics (Over the Operating Range)<sup>[10]</sup>

D	De a cuitable u	55	1114	
Parameter	Description	Min	Max	Unit
Read Cycle		1	1	
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[11, 12]</sup>		20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power down		55	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[11, 12]</sup>		20	ns
Write Cycle <sup>[13]</sup>				•
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	40		ns
t <sub>AW</sub>	Address Setup to Write End	40		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	45		ns
t <sub>SD</sub>	Data Setup to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High- [11, 12]		20	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[11]</sup>	10		ns

Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in "AC Test Loads and Waveforms" on page 4.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any advised that the state of the specific parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>/2, in


given device.

<sup>12.</sup> t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.


13. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>II</sub>, BHE, BLE or both = V<sub>II</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

### **Switching Waveforms**

Read Cycle 1 (Address Transition Controlled)<sup>[14, 15]</sup>




Read Cycle 2 (OE Controlled)[15, 16]




Notes
14. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ , and  $\overline{CE}_2 = V_{|H}$ .
15.  $\overline{WE}$  is HIGH for read cycle.
16. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.

## Switching Waveforms (continued)

Write Cycle 1 (WE Controlled)[13, 17, 18]



Write Cycle 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled)[13, 17, 18]




- 17. Data IO is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

  18. If  $\overline{\text{CE}}_1$  goes HIGH and  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  = V<sub>IH</sub>, the output remains in a high impedance state.


  19. During this period, the IOs are in output state. Do not apply input signals.

## Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)[18]



Write Cycle 4  $(\overline{BHE}/\overline{BLE}$  Controlled,  $\overline{OE}$  LOW)[18]





### **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (IO <sub>0</sub> –IO <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (IO <sub>8</sub> –IO <sub>15</sub> ); Data Out (IO <sub>0</sub> –IO <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (IO <sub>8</sub> –IO <sub>15</sub> ); High Z (IO <sub>0</sub> –IO <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (IO <sub>0</sub> –IO <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (IO <sub>8</sub> –IO <sub>15</sub> ); Data In (IO <sub>0</sub> –IO <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (IO <sub>8</sub> –IO <sub>15</sub> ); High Z (IO <sub>0</sub> –IO <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62167DV18LL-55BVXI	51-85178	48-ball Fine Pitch BGA (8 x 9.5 x 1 mm) (Pb-free)	Industrial

### **Package Diagrams**

Figure 1. 48-Ball VFBGA (8 x 9.5 x 1 mm), 51-85178



MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

	Document Title: CY62167DV18 MoBL <sup>®</sup> , 16-Mbit (1M x 16) Static RAM Document Number: 38-05326								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change					
**	118406	09/30/02	GUG	New Data Sheet					
*A	123690	02/11/03	DPM	Changed Advance to Preliminary Added package diagram					
*B	126554	04/25/03	DPM	Minor Change: Changed sunset owner from DPM to HRT					
*C	1015643	See ECN	VKN	Converted from preliminary to final Removed "L" parts Removed 70 ns speed bin Updated footnote #3 Updated Ordering Information table					