

August 1998

54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop

General Description

The 'AC/'ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to 'AC/'ACT74 data sheet) by connecting the J and K inputs together.

Asynchronous Inputs:




- LOW input to \bar{S}_D (Set) sets Q to HIGH level
- LOW input to \bar{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock

Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- 'ACT109 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'AC109: 5962-89551
 - 'ACT109: 5962-88534



Logic Symbol



Pin Names	Description
$J_1, J_2, \bar{K}_1, \bar{K}_2$	Data Inputs
CP_1, CP_2	Clock Pulse Inputs
$\bar{C}_{D1}, \bar{C}_{D2}$	Direct Clear Inputs
$\bar{S}_{D1}, \bar{S}_{D2}$	Direct Set Inputs
$Q_1, Q_2, \bar{Q}_1, \bar{Q}_2$	Outputs

FACT® is a registered trademark of Fairchild Semiconductor Corporation.

Connection Diagrams




Truth Table

(each half)

Inputs					Outputs	
\overline{S}_D	\overline{C}_D	CP	J	\overline{K}	Q	\overline{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	↗	L	L	L	H
H	H	↗	H	L	Toggle	
H	H	↗	L	H	Q_0	\overline{Q}_0
H	H	↗	H	H	H	L
H	H	L	X	X	Q_0	\overline{Q}_0

H = HIGH Voltage Level
 L = LOW Voltage Level
 ↗ = LOW-to-HIGH Transition
 X = Immaterial
 $Q_0(\overline{Q}_0)$ = Previous Q_0 (\overline{Q}_0) before LOW-to-HIGH Transition of Clock

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)			Recommended Operating Conditions			
<p>If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.</p>			<p>Supply Voltage (V_{CC})</p>			
Supply Voltage (V_{CC})		-0.5V to +7.0V	'AC		2.0V to 6.0V	
DC Input Diode Current (I_{IK})			'ACT		4.5V to 5.5V	
$V_I = -0.5V$		-20 mA	Input Voltage (V_I)		0V to V_{CC}	
$V_I = V_{CC} + 0.5V$		+20 mA	Output Voltage (V_O)		0V to V_{CC}	
DC Input Voltage (V_I)		-0.5V to $V_{CC} + 0.5V$	Operating Temperature (T_A)			
DC Output Diode Current (I_{OK})			54AC/ACT		-55°C to +125°C	
$V_O = -0.5V$		-20 mA	Minimum Input Edge Rate ($\Delta V/\Delta t$)			
$V_O = V_{CC} + 0.5V$		+20 mA	'AC Devices			
DC Output Voltage (V_O)		-0.5V to $V_{CC} + 0.5V$	V_{IN} from 30% to 70% of V_{CC}			
DC Output Source			V_{CC} @ 3.3V, 4.5V, 5.5V		125 mV/ns	
or Sink Current (I_O)		± 50 mA	Minimum Input Edge Rate ($\Delta V/\Delta t$)			
DC V_{CC} or Ground Current			'ACT Devices			
per Output Pin (I_{CC} or I_{GND})		± 50 mA	V_{IN} from 0.8V to 2.0V			
Storage Temperature (T_{STG})		-65°C to +150°C	V_{CC} @ 4.5V, 5.5V		125 mV/ns	
Junction Temperature (T_J)			<p>Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.</p>			
CDIP		175°C				
DC Characteristics for 'AC Family Devices						
Symbol	Parameter	V_{CC} (V)	54AC		Units	Conditions
			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$			
			Guaranteed Limits			
V_{IH}	Minimum High Level Input Voltage	3.0	2.1		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	3.15			
		5.5	3.85			
V_{IL}	Maximum Low Level Input Voltage	3.0	0.9		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		4.5	1.35			
		5.5	1.65			
V_{OH}	Minimum High Level Output Voltage	3.0	2.9		V	$I_{OUT} = -50 \mu A$
		4.5	4.4			
		5.5	5.4			
V_{OL}	Maximum Low Level Output Voltage	3.0	2.4		V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12$ mA $I_{OH} = -24$ mA $I_{OH} = -24$ mA
		4.5	3.7			
		5.5	4.7			
I_{IN}	Maximum Input Leakage Current	3.0	0.1		V	$I_{OUT} = 50 \mu A$
		4.5	0.1			
		5.5	0.1			
I_{OLD}	(Note 3) Minimum Dynamic Output Current	3.0	0.5		V	(Note 2) $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12$ mA $I_{OL} = 24$ mA $I_{OL} = 24$ mA
		4.5	0.5			
		5.5	0.5			
I_{OHD}		5.5	± 1.0		μA	$V_I = V_{CC}, GND$
		5.5	50			
I_{OHD}		5.5	-50		mA	$V_{OLD} = 1.65V$ Max $V_{OHD} = 3.85V$ Min
		5.5				

DC Characteristics for 'AC Family Devices (Continued)						
Symbol	Parameter	V _{CC} (V)	54AC		Units	Conditions
			T _A = -55°C to +125°C			
			Guaranteed Limits			
I _{CC}	Maximum Quiescent Supply Current	5.5	40.0		μA	V _{IN} = V _{CC} or GND
<p>Note 2: All outputs loaded; thresholds on input associated with output under test.</p> <p>Note 3: Maximum test duration 2.0 ms, one output loaded at a time.</p> <p>Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}. I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.</p>						
DC Characteristics for 'ACT Family Devices						
Symbol	Parameter	V _{CC} (V)	54ACT		Units	Conditions
			T _A = -55°C to +125°C			
			Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5	2.0		V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	2.0			
V _{IL}	Maximum Low Level Input Voltage	4.5	0.8		V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	0.8			
V _{OH}	Minimum High Level Output Voltage	4.5	4.4		V	I _{OUT} = -50 μA
		5.5	5.4			
		4.5	3.70			
5.5	4.70					
V _{OL}	Maximum Low Level Output Voltage	4.5	0.1		V	I _{OUT} = 50 μA
		5.5	0.1			
		4.5	0.50			
5.5	0.50					
I _{IN}	Maximum Input Leakage Current	5.5	±1.0		μA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6		mA	V _I = V _{CC} - 2.1V
I _{OLD}	(Note 6) Minimum Dynamic	5.5	50		mA	V _{OLD} = 1.65V Max
	Output Current	5.5	-50		mA	
I _{CC}	Maximum Quiescent Supply Current	5.5	40.0		μA	V _{IN} = V _{CC} or GND
<p>Note 5: All outputs loaded; thresholds on input associated with output under test.</p> <p>Note 6: Maximum test duration 2.0 ms, one output loaded at a time.</p> <p>Note 7: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.</p>						

AC Electrical Characteristics						
Symbol	Parameter	V _{CC} (V) (Note 8)	54AC		Units	Fig. No.
			T _A = -55°C to +125°C C _L = 50 pF			
			Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	65 95		MHz	
t _{PLH}	Propagation Delay CP _n to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	17.5 12.0	ns	
t _{PHL}	Propagation Delay CP _n to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	13.5 10.0	ns	
t _{PLH}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	13.0 9.5	ns	
t _{PHL}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	14.0 10.5	ns	
<p>Note 8: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V</p>						
AC Operating Requirements						
Symbol	Parameter	V _{CC} (V) (Note 9)	54AC		Units	Fig. No.
			T _A = -55°C to +125°C C _L = 50 pF			
			Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW J _n or \bar{K}_n to CP _n	3.3 5.0	8.0 5.5		ns	
t _h	Hold Time, HIGH or LOW J _n or \bar{K}_n to CP _n	3.3 5.0	0 0.5		ns	
t _w	Pulse Width \bar{C}_{Dn} or \bar{S}_{Dn} or CP _n	3.3 5.0	8.0 5.5		ns	
t _{rec}	Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP _n	3.3 5.0	0.5 0.5		ns	
<p>Note 9: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V</p>						


AC Electrical Characteristics					
Symbol	Parameter	V _{CC} (V) (Note 10)	54ACT		Units
			T _A = -55°C to +125°C C _L = 50 pF		
			Min	Max	
f _{max}	Maximum Clock Frequency	5.0	85		MHz
t _{PLH}	Propagation Delay CP _n to Q _n or \bar{Q}_n	5.0	1.0	14.0	ns
t _{PHL}	Propagation Delay CP _n to Q _n or \bar{Q}_n	5.0	1.0	12.0	ns
t _{PLH}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	5.0	1.0	11.5	ns
t _{PHL}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	5.0	1.0	12.5	ns

Note 10: Voltage Range 5.0 is 5.0V ±0.5V


AC Operating Requirements					
Symbol	Parameter	V _{CC} (V) (Note 11)	54ACT		Units
			T _A = -55°C to +125°C C _L = 50 pF		
			Guaranteed Minimum		
t _s	Setup Time, HIGH or LOW J _n or \bar{K}_n to CP _n	5.0	2.5		ns
t _h	Hold Time, HIGH or LOW J _n or \bar{K}_n to CP _n	5.0	2.0		ns
t _w	Pulse Width CP _n or \bar{C}_{Dn} or \bar{S}_{Dn}	5.0	5.0		ns
t _{rec}	Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP _n	5.0	0.5		ns

Note 11: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance				
Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	35.0	pF	V _{CC} = 5.0V



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**16 Lead Ceramic Flatpak (F)
NS Package Number W16A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.national.com

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.