

October 1995 Revised April 2001

74LCX16841

Low Voltage 20-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

General Description

The LCX16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The LCX16841 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment

The LCX16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- 5.5 ns t_{PD} max ($V_{CC} = 3.3V$), 20 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16841MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16841MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
D ₀ -D ₁₉	Inputs
O ₀ -O ₁₉	Outputs

Connection Diagram

- 1	_		_	
ŌE ₁ —	1	\cup	56	L LE
00 -	2		55	— D _C
o ₁ —	3		54	- o ₁
GND —	4		53	— GI
	5		52	
02 -	6		51	— 0; — 0;
O ₃ —	7		50	
v _{cc} —	8		49	بر ا
04 —	9		48	- D,
05 -				— D ₅
o ₆ —	10		47	— n _e
GND —	1.1		46	— GI
07 —	1.2		45	— D;
o ₈ —	13		44	— D _E
o _g —	14		43	— D ₅
010 -	15		42	— D ₁
0, , —	16		41	— D ₁
012	17		40	— D ₁
GND —	18		39	— GI
013 -	19		38	— o,
014 -	20		37	– o ₁
015 -	21		36	— D ₁
v _{cc} -	22		35	<u>-</u> ۷,
016 -	23		34	— 0,
017	24		33	– ۵,
GND -	25		32	— GI
C ₁₈ —	26		31	<u>-</u> 0,
019 —	27		30	<u>-</u> ۵,
0E ₂ —	28		29	— LE
				l

Truth Tables

	Inputs		
LE ₁	OE ₁	D ₀ -D ₉	O ₀ -O ₉
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀

Inputs			Outputs
LE ₂	OE ₂	D ₁₀ -D ₁₉	O ₁₀ -O ₁₉
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O ₀


H = HIGH Voltage Level

Functional Description

The LCX16841 contains twenty D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable (LE $_{\rm n}$) input is HIGH, data on the D $_{\rm n}$ enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time

its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LEn. The 3-STATE standard outputs are controlled by the Output Enable $(\overline{\text{OE}}_n)$ input. When $\overline{\text{OE}}_n$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagrams



L = LOW Voltage Level

X = Immaterial

Z = High Impedance

O₀ = Previous O₀ before HIGH-to-LOW transition of Latch Enable

Absolute Maximum Ratings(Note 2) Symbol Parameter Value Conditions Units -0.5 to +7.0 ٧ Supply Voltage V_{CC} ٧ DC Input Voltage -0.5 to +7.0 V_{I} DC Output Voltage Output in 3-STATE Vo -0.5 to +7.0 -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 3) DC Input Diode Current -50 $V_I < GND$ mΑ I_{IK} DC Output Diode Current -50 V_O < GND I_{OK} mΑ +50 $V_{O} > V_{CC}$ DC Output Source/Sink Current ±50 mΑ DC Supply Current per Supply Pin ±100 mΑ I_{CC} DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions (Note 4)

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Cumbal	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Symbol			(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		7
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μА
loz	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.0		±5.0	μА
l _{OFF}	Power-Off Leakage Current	$V_{1} \text{ or } V_{0} = 5.5 V$	0		10	μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units
Cymbol	r drameter	Conditions	(V)	Min	Max	O.I.I.S
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	uА
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 5)}$	2.3 – 3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

	Parameter		TA	=-40°C to +	85°C, R _L = 5	00Ω		
0		$V_{CC} = 3.3V \pm 0.3V$		V _{CC} = 2.7V		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		1
Symbol	Parameter	C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	Units
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.0	1.5	6.6	
t _{PLH}	D _n to O _n	1.5	5.5	1.5	6.0	1.5	6.6	ns
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.5	1.5	6.6	ns
t _{PLH}	LE to O _n	1.5	5.5	1.5	6.5	1.5	6.6	115
t _{PZL}	Output Enable Time	1.5	6.5	1.5	7.0	1.5	8.5	ns
t_{PZH}		1.5	6.5	1.5	7.0	1.5	8.5	115
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t_{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	115
toshl	Output to Output Skew (Note 6)		1.0					ns
t _{OSLH}			1.0					115
t _S	Setup Time, D _n to LE	2.5		2.5		3.0		ns
t _H	Hold Time, D _n to LE	1.5		1.5		2.0		ns
t _W	LE Pulse Width	3.3		3.3		3.8		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (to_ShL) or LOW-to-HIGH (to_SLH).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
Oymbol I arameter		Conditions	(V)	Typical	Ollito
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = Open, V_I = 0V or V_{CC}	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}		
	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V
V_{mi}	1.5V	1.5V	V _{CC} /2
V_{mo}	1.5V	1.5V	V _{CC} /2
V_x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V _v	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V

74LCX16841 Schematic Diagram Generic for LCX Family input stage GTO^TM





Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com