

54F/74F646 ● 74F646B ● 54F/74F648 Octal Transceiver/Register with TRI-STATE® Outputs

General Description

These devices consist of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control $\overline{\mathbf{G}}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{\mathbf{G}}$ is Active LOW. In the isolation mode (control $\overline{\mathbf{G}}$ HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 'F648 has inverting data paths
- 'F646/'F646B have non-inverting data paths
- 'F646B is a faster version of the 'F646
- TRI-STATE outputs
- 300 mil slim DIP
- Guaranteed 4000V minimum ESD protection


Orderina Code: See Section 11

Commercial	Military	Package Number	Package Description
74F646SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F646DM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F646SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F646MSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II
	54F646FM (Note 2)	W24C	24-Lead Cerpack
	54F646LM (Note 2)	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C
74F646BSPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F646BSC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F648SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F648SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F648SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEO
<u> </u>	54F648FM (Note 2)	W24C	24-Lead Cerpack
	54F648LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C


Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols




TL/F/9580-1



TL/F/9580-7

6501122 0082601 T94 |

7-451



Unit Loading/Fan Out: See Section 2 for U.L. definitions

1	查询"54F648SDN	/QB"供应i	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A ₀ -A ₇	Data Register A Inputs/ TRI-STATE Outputs	3.5/1.083 600/106.6 (80)	70 μA/ -650 μA -12 mA/64 mA (48 mA)
B ₀ -B ₇	Data Register B Inputs/ TRI-STATE Outputs	3.5/1.083 600/106.6 (80)	70 μA/ - 650 μA - 12 mA/64 mA (48 mA)
CPAB, CPBA	Clock Pulse Inputs	1.0/1.0	20 μA/ – 0.6 mA
SAB, SBA	Select inputs	1.0/1.0	20 μA/ – 0.6 mA
ਰ ਰ	Output Enable Input	1.0/1.0	20 μA/ – 0.6 mA
DIR	Direction Control Input	1.0/1.0	20 μA/ – 0.6 mA

Function Table


	Inputs					Data	1/0*	Function				
G	DIR	CPAB	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇					
H H	X X X	Hor L X	H or L X	X X X	X X X	Input	Input	Isolation Clock A _n Data into A Register Clock B _n Data into B Register				
L L L	— ^ Н Н Н	X HorL	X X X X	L L H	× × ×	Input	Output	A _n to B _n —Real Time (Transparent Mode) Clock A _n Data into A Register A Register to B _n (Stored Mode) Clock A _n Data into A Register and Output to B _n				
 L L	L L L	X X X	X 	X X X	L H H	Output	input	B _n to A _n —Real Time (Transparent Mode) Clock B _n Data into B Register B Register to A _n (Stored Mode) Clock B _n Data into B Register and Output to A _n				

^{*}The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

7-453 6501122 0082603 867 📟

H = HIGH Voltage Level

L = LOW Voltage Level
X = Irrelevant
_ = LOW-to-HIGH Transition



6501122 0082605 63T ■ 7-455

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please for act the National Sentice for Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C Plastic -55°C to +150°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with V_{CC} = 0V)

| Standard Output | −0.5V to V_{CC} | TRI-STATE Output | −0.5V to +5.5V |

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

ESD Last Passing Voltage (Min)

4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

DC Electrical Characteristics

Symbol	Parame	ter		54F/74F	•	Units	Vcc	Conditions
			Min	Тур	Max		100	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode V	oltage			-1.2	٧	Min	$I_{IN} = -18 \text{ mA (Non I/O Pins)}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC}	2.0 2.0			٧	Min	$I_{OH} = -12 \text{ mA } (A_n, B_n)$ $I_{OH} = -15 \text{ mA } (A_n, B_n)$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	V	Min	$I_{OL} = 48 \text{ mA } (A_n, B_n)$ $I_{OL} = 64 \text{ mA } (A_n, B_n)$
Iн 	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V _{IN} = 2.7V (Non I/O Pins)
l _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V _{IN} = 7.0V (Non I/O Pins)
l _{BVIT}	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	$V_{1N} = 5.5V (A_n, B_n)$
ICEX	Output HIGH Leakage Current	54F 74 F			250 50	μА	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
lod	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
l _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (Non I/O Pins)
lih + lozh	Output Leakage Curre	ent			70	μΑ	Max	$V_{OUT} = 2.7V(A_n, B_n)$
I _{IL} + I _{OZL}	Output Leakage Curre	ent			-650	μΑ	Max	$V_{OUT} = 0.5V(A_n, B_n)$
los	Output Short-Circuit C	Current	-100		-225	mA	Max	V _{OUT} = 0V
Izz	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
Іссн	Power Supply Current				135	mA	Max	V _O = HIGH
lccl_	Power Supply Current				150	mA	Max	V _O = LOW
Iccz	Power Supply Current				150	mA	Max	V _O = HIGH Z

6501122 0082606 576 📟

7-456

'F646/'F648

AC Electrical Gharacteristics (See Section 2 for Waveforms and Load Configurations

Symbol		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		54	\$F	74	IF.		İ
	Parameter			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		Min	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	90		75	_	90		MHz	2-1
t _{PLH}	Propagation Delay Clock to Bus	2.0 2.0	7.0 8.0	2.0 2.0	8.5 9.5	2.0 2.0	8.0 9.0	ns	2-3
t _{PLH}	Propagation Delay Bus to Bus ('F646)	1.0 1.0	7.0 6.5	1.0 1.0	8.0 8.0	1.0 1.0	7.5 7.0	ns	2-3
t _{PLH}	Propagation Delay Bus to Bus ('F648)	2.0 1.0	8.5 7.5	1.0 1.0	10.0 9.0	2.0 1.0	9.0 8.0	ns	2-3
t _{PLH}	Propagation Delay SBA or SAB to A or B	2.0 2.0	8.5 8.0	2.0 2.0	11.0 10.0	2.0 2.0	9.5 9.0	ns	2-3
t _{PZH}	Enable Time OE to A or B	2.0 2.0	8.5 12.0	2.0 2.0	10.0 13.5	2.0 2.0	9.0 12.5	ns	
t _{PHZ}	Disable Time OE to A or B	1.0 2.0	7.5 9.0	1.0 2.0	9.0 11.0	1.0 2.0	8.5 9.5	ns	2-5
t _{PZH}	Enable Time DIR to A or B	2.0 2.0	14.0 13.0	2.0 2.0	16.0 15.0	2.0 2.0	15.0 14.0	· ns	
t _{PHZ}	Disable Time DIR to A or B	1.0 2.0	9.0 11.0	1.0 2.0	10.0 12.0	1.0 2.0	9.5 11.5	ns	2-5

'F646/'F648

AC Operating Requirements: See Section 2 for Waveforms

Symbol		74F T _A = +25°C V _{CC} = +5.0V		54	F	7-	4F		
	Parameter			TA, VCC	, = Mil	T _A , V _{CC} = Com		Units	Fig. No.
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Bus to Clock	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-6
t _h (H)	Hold Time, HIGH or LOW Bus to Clock	2.0 2.0		2.5 2.5		2.0 2.0		ns	2-6
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4

■ 6501122 0082607 402 ■ 7-457

'F646B

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	ectrical Characteris 同"54F648SDMQB"(7	4F	5	4F	7	4F		
	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.
		Min	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	165			-	150		MHz	2-
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus	2.5 3.0	7.0 7.5			2.5 3.0	8.0 8.0	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	2.0 2.0	6.0 6.0			2.0 2.0	7.0 7.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to A or B	2.5 2.5	7.5 7.5			2.5 2.5	8.5 8.5	ns	2-
^t PZH t _{PZL}	Enable Time OE to A or B	2.5 2.5	6.5 9.0			2.5 2.5	8.0 10.0	ns	
t _{PHZ} t _{PLZ}	Disable Time OE to A or B	1.5 2.0	6.5 7.0			1.5 2.0	7.5 8.5	ns	2-
t _{PZH} t _{PZL}	Enable Time DIR to A or B	2.0 3.0	7.0 9.5	-		2.0 3.0	8.5 10.0	ns	
l _{PHZ} l _{PLZ}	Disable Time DIR to A or B	1.5 2.5	7.5 8.5		-	1.5 2.5	8.5 9.5	ns	2-

'F646B

AC Operating Requirements: See Section 2 for Waveforms

		74F		54F		74F			
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V		T _A , V _C	; = Mil	T _A , V _{CC} = Com		Units	Fig.
		Min	Max	Min	Max	Min	Max	7	
t _s (H) t _s (L)	Setup Time, HIGH or LOW Bus to Clock	5.0 5.0				4.0 4.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Bus to Clock	1.5 1.5				1.5 1.5		ns	2-6
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	5.0 5.0		_	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	5.0 5.0	r	ns	2-4