#### 询"SN74LVTH16500-FP"供应商

- **Controlled Baseline** 
  - One Assembly/Test Site, One Fabrication
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree<sup>†</sup>
- **Member of the Texas Instruments** Widebus™ Family
- **UBT** ™ Transceivers Combine D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or **Clocked Mode**
- **Supports Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V VCC)
- **Supports Unregulated Battery Operation** Down To 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### **ESD Protection Exceeds JESD 22**

- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

SCBS783 - NOVEMBER 2003

#### **DGG PACKAGE** (TOP VIEW)

	_		
OEAB [	1	56	GND
LEAB	2	55	CLKAB
A1 [	3	54	B1
GND [	4	53	GND
A2 [	5	52	B2
АЗ [	6	51	B3
v <sub>cc</sub> [	7	50	] v <sub>cc</sub>
A4 [	8	49	] B4
A5 [	9	48	B5
A6 [	10	47	B6
GND	11	46	0.10
A7 [	12	45	B7
A8 L	13	44	B8
A9	14	43	B9
A10 L	15	42	B10
A11	16	41	B11
A12			B12
GND	18		GND
A13	19		B13
A14	20	37	B14
A15	21	36	10.0
V <sub>CC</sub>	22	35	V <sub>CC</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA [	27	30	CLKBA
LEBA [	28	29	] GND

# description/ordering information

The SN74LVTH16500 is an 18-bit universal bus transceiver designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments



# SN74LVTH16500-EP 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCB\$查询NQMEMBER200H16500-FP"供应商

## description/ordering information (continued)

#### ORDERING INFORMATION

TA	PACKAGE <sup>1</sup>	•	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP - DGG	Tape and reel	CLVTH16500IDGGREP	LH16500EP

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor and  $\overline{OE}$  should be tied to  $\overline{OE}$  through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

**FUNCTION TABLE**<sup>†</sup>

	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Х	Χ	Χ	Z
Н	Н	Χ	L	L
Н	Н	Χ	Н	Н
Н	L	$\downarrow$	L	L
Н	L	$\downarrow$	Н	Н
Н	L	Н	Χ	B <sub>0</sub> ‡
Н	L	L	Χ	B <sub>0</sub> §

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.




<sup>‡</sup> Output level before the indicated steady-state input conditions were established

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

SCBS783 - NOVEMBER 2003

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2)	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	64°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74LVTH16500-EP 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCB\$**蓉泊NgNetMat**FN200針16500-FP"供应商

# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
IOH	High-level output current			-32	mA
loL	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V
TA	Operating free-air temperature	_	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDITIO	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2	2		
Vон		$V_{CC} = 2.7 \text{ V},$ $I_{OH} = -8 \text{ mA}$ $V_{CC} = 3 \text{ V},$ $I_{OH} = -32 \text{ mA}$		2.4			V
				2			
		I <sub>OL</sub> = 100 μA				0.2	
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5	
$V_{OL}$			I <sub>OL</sub> = 16 mA			0.4	V
		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5	
			$I_{OL} = 64 \text{ mA}$			0.55	
		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10	
l <sub>i</sub>			V <sub>I</sub> = 5.5 V			20	μΑ
	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = VCC			1	
			V <sub>I</sub> = 0			-5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$			±100	μΑ
		V 0V	V <sub>I</sub> = 0.8 V	75			
I <sub>I(hold)</sub>	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75			μΑ
. ,		$V_{CC} = 3.6 \text{ V}$ , $V_{I} = 0 \text{ to } 3.6 \text{ V}$				±500	
lozpu		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V, $\overline{OE}/OE = 0.5$	= don't care			±100	μΑ
lozpd		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{\text{OE}/\text{OE}}$	= don't care			±100	μΑ
02. 2			Outputs high			0.19	-
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low			5	mA
100			Outputs disabled			0.19	
ΔICC¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$	· ·			0.2	mA
Ci		V <sub>I</sub> = 3 V or 0			4		pF
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ Unused pins at  $V_{CC}$  or GND

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.



<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

								UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency				150		150	MHz
	Dulas duration	LE high	3.3		3.3			
t <sub>W</sub>	Pulse duration	CLK high or low	3.3		3.3		ns	
		A before CLKAB↓				2.9		
		B before CLKBA↓	2.9		2.9			
t <sub>su</sub>	Setup time	. 5. ( .5.	CLK high	1.4		0.5		ns
		A or B before LE↓	CLK low	2.9		2.3		
	Held Co.	A or B after CLK↓		0.4		0.4		
th	Hold time	A or B after LE↓		1.6		1.6	·	ns

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		CC = 3.3 ± 0.3 V	V	VCC =	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			150			150		MHz
t <sub>PLH</sub>	B or A	A or D	1.3	2.8	3.7		4	20
t <sub>PHL</sub>	BOLA	A or B	1.3	2.6	3.7		4	ns
t <sub>PLH</sub>	LEBA or LEAB	A or B	1.5	3.8	5.1		5.7	20
t <sub>PHL</sub>	LEBA OI LEAD	AOIB	1.5	3.8	5.1		5.7	ns
t <sub>PLH</sub>	CLKBA or CLKAB	A on B	1.3	3.6	5		5.9	
t <sub>PHL</sub>	CLKBA OF CLKAB	A or B	1.3	3.5	5		5.9	ns
<sup>t</sup> PZH	OEBA or OEAB	A == D	1.3	3.6	4.8		5.5	
t <sub>PZL</sub>	OEBA OF OEAB	A or B	1.3	3.6	4.8		5.5	ns
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.7	4.5	5.8		6.3	ns
<sup>t</sup> PLZ	OLBA OI OEAB	AUIB	1.7	4.1	5.8		6.3	115

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



SCB**容省N9M#7M#FN,200H**16500-FP"供应商

#### PARAMETER MEASUREMENT INFORMATION O 6 V TEST S1 ○ Open 500 $\Omega$ From Output tPHL/tPLH Open **Under Test** O GND 6 V tPLZ/tPZL $C_L = 50 pF$ tPHZ/tPZH **GND** 500 $\Omega$ (see Note A) 2.7 V 1.5 V **Timing Input LOAD CIRCUIT** tw tsu th 2.7 V 2.7 V Input 1.5 V 1.5 V **Data Input** 1.5 V 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** 2.7 V 2.7 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V **tPLH** - tPHL - tpLZ Output VOH Waveform 1 1.5 V S1 at 6 V Output $v_{\mathsf{OL}}$ (see Note B) VOL **tPLH tPHZ** <sup>t</sup>PHL tPZH -Output

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

PROPAGATION DELAY TIMES

**INVERTING AND NONINVERTING OUTPUTS** 

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,

Waveform 2

(see Note B)

S1 at GND

V<sub>OH</sub> – 0.3 V

≈0 V

1.5 V

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

**LOW- AND HIGH-LEVEL ENABLING** 

D. The outputs are measured one at a time with one transition per measurement.

Vон

VOL

Figure 1. Load Circuit and Voltage Waveforms





18-Sep-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CLVTH16500IDGGREP	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04713-01XE	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### OTHER QUALIFIED VERSIONS OF SN74LVTH16500-EP:

Catalog: SN74LVTH16500

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

### TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16500IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16500IDGGREP	TSSOP	DGG	56	2000	346.0	346.0	41.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated