



查询"CED703AL"供应商

# CED703AL/CEU703AL

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES


- 30V, 40A,  $R_{DS(ON)} = 19m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 32m\Omega$  @  $V_{GS} = 4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



CEU SERIES  
TO-252(D-PAK)



CED SERIES  
TO-251(I-PAK)



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

| Parameter   | Symbol         | Limit      | Units              |
|---|----------------|------------|--------------------|
| Drain-Source Voltage  | $V_{DS}$       | 30         | V                  |
| Gate-Source Voltage   | $V_{GS}$       | $\pm 20$   | V                  |
| Drain Current-Continuous  | $I_D$          | 40         | A                  |
| Drain Current-Pulsed <sup>a</sup>   | $I_{DM}$       | 120        | A                  |
| Maximum Power Dissipation @ $T_C = 25^\circ C$<br>- Derate above $25^\circ C$ | $P_D$          | 50<br>0.3  | W<br>W/ $^\circ C$ |
| Operating and Store Temperature Range   | $T_J, T_{stg}$ | -65 to 175 | $^\circ C$         |

### Thermal Characteristics

| Parameter                               | Symbol   | Limit | Units        |
|---|----------|-------|--------------|
| Thermal Resistance, Junction-to-Case    | $R_{JC}$ | 3     | $^\circ C/W$ |
| Thermal Resistance, Junction-to-Ambient | $R_{JA}$ | 50    | $^\circ C/W$ |



查询"CED703AL"供应商

# CED703AL/CEU703AL

6

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter   | Symbol                     | Test Condition   | Min | Typ  | Max  | Units            |
|---|----------------------------|--|-----|------|------|------------------|
| <b>Off Characteristics</b>                                    |                            |  |     |      |      |                  |
| Drain-Source Breakdown Voltage                                | $\text{BV}_{\text{DSS}}$   | $\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$  | 30  |      |      | V                |
| Zero Gate Voltage Drain Current                               | $\text{I}_{\text{DSS}}$    | $\text{V}_{\text{DS}} = 24\text{V}, \text{V}_{\text{GS}} = 0\text{V}$  |     |      | 1    | $\mu\text{A}$    |
| Gate Body Leakage Current, Forward                            | $\text{I}_{\text{GSSF}}$   | $\text{V}_{\text{GS}} = 20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$  |     |      | 100  | nA               |
| Gate Body Leakage Current, Reverse                            | $\text{I}_{\text{GSSR}}$   | $\text{V}_{\text{GS}} = -20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$   |     |      | -100 | nA               |
| <b>On Characteristics<sup>b</sup></b>                         |                            |  |     |      |      |                  |
| Gate Threshold Voltage  | $\text{V}_{\text{GS(th)}}$ | $\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$   | 1   |      | 3    | V                |
| Static Drain-Source On-Resistance                             | $\text{R}_{\text{DS(on)}}$ | $\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 25\text{A}$   |     | 15   | 19   | $\text{m}\Omega$ |
|   |                            | $\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 10\text{A}$  |     | 23   | 32   | $\text{m}\Omega$ |
| Forward Transconductance                                      | $\text{g}_{\text{FS}}$     | $\text{V}_{\text{DS}} = 10\text{V}, \text{I}_D = 25\text{A}$   |     | 30   |      | S                |
| <b>Dynamic Characteristics<sup>c</sup></b>                    |                            |  |     |      |      |                  |
| Input Capacitance   | $\text{C}_{\text{iss}}$    | $\text{V}_{\text{DS}} = 25\text{V}, \text{V}_{\text{GS}} = 0\text{V},$<br>$f = 1.0 \text{ MHz}$  |     | 1345 |      | pF               |
| Output Capacitance  | $\text{C}_{\text{oss}}$    |  |     | 275  |      | pF               |
| Reverse Transfer Capacitance                                  | $\text{C}_{\text{rss}}$    |  |     | 85   |      | pF               |
| <b>Switching Characteristics<sup>c</sup></b>                  |                            |  |     |      |      |                  |
| Turn-On Delay Time  | $t_{\text{d(on)}}$         | $\text{V}_{\text{DD}} = 15\text{V}, \text{I}_D = 25\text{A},$<br>$\text{V}_{\text{GS}} = 10\text{V}, \text{R}_{\text{GEN}} = 24\Omega$ |     | 19   | 38   | ns               |
| Turn-On Rise Time   | $t_r$                      |  |     | 4.5  | 9    | ns               |
| Turn-Off Delay Time   | $t_{\text{d(off)}}$        |  |     | 85   | 170  | ns               |
| Turn-On Fall Time   | $t_f$                      |  |     | 17   | 34   | ns               |
| Total Gate Charge   | $\text{Q}_g$               | $\text{V}_{\text{DS}} = 24\text{V}, \text{I}_D = 25\text{A},$<br>$\text{V}_{\text{GS}} = 5\text{V}$                                    |     | 10.2 |      | nC               |
| Gate-Source Charge  | $\text{Q}_{\text{gs}}$     |  |     | 3.2  |      | nC               |
| Gate-Drain Charge   | $\text{Q}_{\text{gd}}$     |  |     | 4.2  |      | nC               |
| <b>Drain-Source Diode Characteristics and Maximum Ratings</b> |                            |  |     |      |      |                  |
| Drain-Source Diode Forward Current                            | $\text{I}_S$               |  |     |      | 40   | A                |
| Drain-Source Diode Forward Voltage <sup>b</sup>               | $\text{V}_{\text{SD}}$     | $\text{V}_{\text{GS}} = 0\text{V}, \text{I}_S = 25\text{A}$  |     |      | 1.3  | V                |

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c.Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



查询"CED703AL"供应商

# CED703AL/CEU703AL




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve