

**MSP430** 

ZSC.COM

1 μF



www.ti.com

## 24-V Input Voltage, 150-mA, Ultralow I<sub>Q</sub> Low-Dropout Regulators

#### FEATURES

- Wide Input Voltage Range: 2.5 V to 24 V
- Low 3.2-µA Quiescent Current
- Ground Pin Current: 3.4  $\mu$ A at 100-mA I<sub>OUT</sub>
- Stable with Any Capacitor (> 0.47 µF)
- Available in SOT23-5 and SOT89 Packages
- **Operating Junction Temperature:** -40°C to +125°C

#### **APPLICATIONS**

- **Ultralow Power Microcontrollers**
- **E-Meters**
- Fire Alarms/Smoke Detector Systems
- **Handset Peripherals**
- Industrial/Automotive Applications
- **Remote Controllers**
- Ziabee<sup>™</sup> Networks
- **PDAs**

GND

OUT

df.dzsc.com

IN

Portable, Battery-Powered Equipment

5

4

**DBV PACKAGE** 

SOT23

(TOP VIEW)

2

3

#### DESCRIPTION

The TLV704xx series of low dropout (LDO) regulators are ultralow guiescent current devices designed for extremely power-sensitive applications. Quiescent current is virtually constant over the complete load current and ambient temperature range. These devices are an ideal power management attachment to low-power microcontrollers, such as the MSP430.

The TLV704xx operate over a wide operating input voltage of 2.5 V to 24 V. Thus, it is an excellent choice for both battery-powered systems as well as industrial applications that see large line transients.

The TLV704xx is available in a 3-mm x 3-mm SOT23-5 package and a 4.5-mm x 4-mm SOT89 package, both of which are ideal for cost-effective board manufacturing.

TLV70433

GND

OUT

IN



PK PACKAGE

SOT89

(TOP VIEW)

1

2

3

GND

IN

NC

NC

V<sub>IN</sub> C

IN

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Zigbee is a trademark of ZigBee Alliance.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not recensarily include testing of all parameters.



## SBESTABE DET PETPER 2010 HRE/18ED NOVEMBER 2010



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### AVAILABLE OPTIONS<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub>							
TLV704 <b>xxyyyz</b>	XX is nominal output voltage (for example 33 = 3.3 V) YYY is Package Designator Z is Package Quantity							

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE		UNIT
		MIN	MAX	
Voltage <sup>(2)</sup>	IN	-0.3	24	V
Current source	OUT	Internally li	mited	
Tomporatura	Operating junction, T <sub>J</sub>	-40	+150	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C
Electrostatia Discharge Dation <sup>(3)</sup>	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2	kV
Electrostatic Discharge Rating <sup>(3)</sup>	Charge device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

#### THERMAL INFORMATION

		TLV70433PK	TLV70433DGK	
	THERMAL METRIC <sup>(1)</sup>	PK	DBV	UNITS
		3 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	119.9	213.1	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	145	110.9	
$\theta_{JB}$	Junction-to-board thermal resistance	68.2	97.4	°C/W
ΨJT	Junction-to-top characterization parameter	44.9	22.0	°C/VV
Ψјв	Junction-to-board characterization parameter	64.7	78.4	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	18.1	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### POWER DISSIPATION RATING TABLE

BOARD	PACKAGE	$R_{ heta J A}$	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
High-K <sup>(1)</sup>	DBV	213.1 °C/W	470 mW	258 mW	188 mW
High-K <sup>(1)</sup>	PK	119.1 °C/W	839.6 mW	461.8 mW	335.8 mW

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

₩豐簡9112170433"供应商

#### SBVS148B-OCTOBER 2010-REVISED NOVEMBER 2010


#### **ELECTRICAL CHARACTERISTICS**

All values are at  $T_A = +25$ °C,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA, and  $C_{OUT} = 1$  µF, unless otherwise noted.

			ті	_V704xx			
PARAMETER		TEST CONDITIONS	MIN TYP		MAX	UNIT	
M	Input voltage range				24	V	
Vo	Output voltage range		1.2		5	V	
V <sub>OUT</sub>	DC output accuracy		-2		2	%	
$\Delta V_{O}$ for $\Delta V_{IN}$	Line regulation	V <sub>OUT(NOM)</sub> + 1 V < V <sub>IN</sub> < 24 V		20	50	mV	
		0 mA < I <sub>OUT</sub> < 10 mA		10		mV	
$\Delta V_O$ for $\Delta I_{OUT}$	Load regulation	0 mA < I <sub>OUT</sub> < 50 mA		25		mV	
		0 mA < I <sub>OUT</sub> < 100 mA		33	50	mV	
		I <sub>OUT</sub> = 10 mA		75		mV	
V <sub>DO</sub>	Dropout voltage <sup>(1)</sup>	I <sub>OUT</sub> = 50 mA		400		mV	
		I <sub>OUT</sub> = 100 mA		850	1100	mV	
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V	160		1000	mA	
		$I_{OUT} = 0 \text{ mA}$		3.2	4.5	μA	
IGND	Ground pin current	I <sub>OUT</sub> = 100 mA		3.4	5.5	μA	
PSRR	Power-supply rejection ratio	f = 100 kHz, C <sub>OUT</sub> = 10 μF		60		dB	
TJ	Operating junction temperature		-40		+125	°C	

(1)  $V_{IN} = V_{OUT(NOM)} - 0.1 \text{ V}.$ 

#### FUNCTIONAL BLOCK DIAGRAM



#### **Table 1. Pin Descriptions**

TLV704xx			
NAME	DBV	PK	DESCRIPTION
GND	1	1	Ground
IN	2	2, Tab	Unregulated input voltage.
OUT	OUT 3 3		Regulated output voltage. Any capacitor greater than 1 $\mu\text{F}$ between this pin and ground is needed for stability.
NC	4, 5	_	No connection. This pin can be left open or tied to ground for improved thermal performance.

## SBYS1份BT PC7985B331件历史/18ED NOVEMBER 2010

**NSTRUMENTS** 

**EXAS** 





Figure 6.


Figure 5.

## www.ti.com



### ≝<sup>╆¶</sup>₽₽-₩70433"供应商















Figure 9.






**OUTPUT SPECTRAL NOISE DENSITY vs** FREQUENCY








POWER-UP/POWER-DOWN

Figure 12.

www.ti.com

## SBS169BT PGT9BER 2010HREVIED NOVEMBER 2010





<u>₩豐簡♥₱₽₩70433"供应商</u>

#### **APPLICATION INFORMATION**

The TLV704xx series belong to a family of ultralow  $I_Q$  LDO regulators.  $I_Q$  remains fairly constant over the complete output load current and temperature range. The devices are ensured to operate over a temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

#### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TLV704 requires a  $1-\mu F$  or larger capacitor connected between OUT and GND for stability. Ceramic or tantalum capacitors can be used. Larger value capacitors result in better transient and noise performance.

Although an input capacitor is not required for stability, when a  $0.1-\mu F$  or larger capacitor is placed between IN and GND, it counteracts reactive input sources and improves transient and noise performance. Higher value capacitors are necessary if large, fast rise time load transients are anticipated.

#### **BOARD LAYOUT RECOMMENDATIONS**

Input and output capacitors should be placed as close to the device pins as possible. To avoid interference of noise and ripple on the board, it is recommended that the board be designed with separate ground planes for  $V_{\rm IN}$  and  $V_{\rm OUT}$ , with the ground plane connected only at the device GND pin. In addition, the ground connection for the output capacitor should be connected directly to the device GND pin.

# POWER DISSIPATION AND JUNCTION TEMPERATURE

To ensure reliable operation, worst-case junction temperature should not exceed +125°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power dissipation limit is determined using Equation 1:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}} \tag{1}$$

where:

T<sub>J</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package (see the Power Dissipation Rating table).

 $T_A$  is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
<sup>(2)</sup>

Power dissipation resulting from quiescent current is negligible.

#### **REGULATOR PROTECTION**

The TLV704xx series of LDO regulators use a PMOS-pass transistor that has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TLV704xx features internal current limiting. During normal operation, the TLV704xx limits output current to approximately 250 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the rated maximum operating junction temperature of +125°C. Continuously running the device under conditions where the junction temperature exceeds +125°C degrades device reliability.

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC high-K boards are given in the Power Dissipation Rating table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

#### PACKAGE MOUNTING


Solder pad footprint recommendations for the TLV704xx are available from the Texas Instruments web site at www.ti.com through the TLV704 series product folders. The recommended land pattern for the DBV and PK packages are shown in Figure 15 and Figure 16, respectively.

# SBS 168 TO TO BER 2010HREVIED NOVEMBER 2010

**NSTRUMENTS** 

Texas

# DBV (R-PDSO-G5)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.


Figure 15. DBV (SOT23-5) Land Pad Pattern Drawing

8



SBVS148B-OCTOBER 2010-REVISED NOVEMBER 2010

TLV704xx



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

#### Figure 16. PK (SOT89) Land Pad Pattern Drawing

# S些给BT PST9BEB 2010 中历少借口 NOVEMBER 2010

### **REVISION HISTORY** NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision A (October, 2010) to Revision B	Page
•	Updated document to reflect availability of PK package option	1
•	Corrected typo in front-page figure	1
•	Added PK package information to Thermal Information and Dissipation Ratings tables	2
•	Changed Pin Descriptions table to correct pin numbering for PK package option	3
•	Revised Typical Characteristics section; added and removed graphs	4
•	Updated format of Application Information section	7
•	Added Package Mounting section and Figure 16	7

#### Changes from Original (October, 2010) to Revision A

•	Updated DBV graphic in front-page figure	. 1
•	Updated Table 1 to reflect pin out diagram changes	3



www.ti.com

### Page



www.ti.com

#### **PACKAGING INFORMATION**

_									
	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
	TLV70430DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	TLV70430DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	TLV70430PKR	PREVIEW	SOT-89	PK	3	1000	TBD	Call TI	Call TI
	TLV70430PKT	PREVIEW	SOT-89	PK	3	250	TBD	Call TI	Call TI
	TLV70433DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	TLV70433DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	TLV70433PKR	PREVIEW	SOT-89	PK	3	1000	TBD	Call TI	Call TI
	TLV70433PKT	PREVIEW	SOT-89	PK	3	250	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release




PACKAG

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

₩ Texas INSTRUMENTS 查询::::LV70433"供应商

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70430DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70430DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70433DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70433DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3



## PACKAGE MATERIALS INFORMATION

15-Nov-2010




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70430DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TLV70430DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
TLV70433DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TLV70433DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0

## PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE




NOTES:

- : A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. The center lead is in electrical contact with the tab.
  - D. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
  - $\bigtriangleup$  Thermal pad contour optional within these dimensions.
  - Falls within JEDEC TO-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



### DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



#### 查询"TLV70433"供应商

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated