National Semiconductor

54173/DM54173/DM74173 TRI-STATE® Quad D Registers

General Description


These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.

Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Features

- TRI-STATE outputs interface directly with system bus
 Gated output control lines for enabling or disabling the
- outputs Fully independent clock elminates restrictions for oper-
- Fully independent clock elminates restrictions for operating in one of two modes: Parallel load
- Do nothing (hold)
- For application as bus buffer registers
- Typical propagation delay 18 ns
- Typical frequency 30 MHz
- Typical power dissipation 250 mW
- Alternate Military/Aerospace device (54173) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Function Table



June 1989

Powered by ICminer.com Electronic-Library Service CopyRight 2003

Connection Diagram

Absolute Maximum Ratings (Note)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Operating Free Air Temperature Range
 -55°C to + 125°C

 DM74
 0°C to + 70°C

 Storage Temperature Range
 -65°C to + 150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			DM54173			DM74173		
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input	Voltage	2			2			V
VIL	Low Level Input	Voltage			0.8			0.8	v
ЮН	High Level Outp	ut Current			-2			-5.2	mA
IOL	Low Level Outp	ut C urr ent			16			16	mA
fclk	Clock Frequenc	y (Note 4)	0		25	0		25	MHz
tw	Pulse Width (Note 4)	Clock	20			20			- ns
		Clear	20			20			
tsu	Setup Time (Note 4)	Enable	17			17			- ns
		Data	10			10			
t _H	Hold Time (Note 4)	Enable	2			2			- ns
		Data	10			10			
^t REL	Clear Release T	ime (Note 4)	10			10			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -12 m/s$			- 1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.4	v
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
Чн	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
կլ	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				- 1.6	mA
lоzн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-40	μΑ
los	Short Circuit	V _{CC} = Max	DM54	-30		-70	mA
	Output Current	(Note 2)	DM74	-30		-70	
ICC	Supply Current	V _{CC} = Max (Note 3)			50	72	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open, CLEAR grounded after a momentary connection to 4.5V: N, G1, G2 and all DATA inputs grounded: and the CLOCK input and M input at 4.5V.


Note 4: $T_{\rm A}$ = 25°C and $V_{\rm CC}$ = 5V.

Symbol		From (Input) To (Output)					
	Parameter		C _L = 5 pF		C _L = 50 pF		Units
			Min	Max	Min	Мах	
f _{MAX}	Maximum Clock Frequency				25		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Output				25	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Output				28	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Output				27	ns
^t РZH	Output Enable Time to High Level Output	Output Control to Q			7	30	ns
^t PZL	Output Enable Time to Low Level Output	Output Control to Q			7	30	ns
t _{PHZ}	Output Disable Time from High Level Output	Output Control to Q	3	14			ns
t _{PLZ}	Output Disable Time from Low Level Output	Output Control to Q	3	20			ns

з



Powered by ICminer.com Electronic-Library Service CopyRight 2003



5

