#### FAIRCHILD

SEMICONDUCTOR TM

# 74ALVC162835

# Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and $26\Omega$ Series Resistors in Outputs

#### **General Description**

The ALVC162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable  $(\overline{OE})$ , latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I<sub>n</sub>) to Outputs (O<sub>n</sub>) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The ALVC162835 is designed with  $26\Omega$  series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162835 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74ALVC162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

September 2001 Revised September 2001

## Bus Driver puts Dutputs Features Compatible with PC100 DIMM module specifications 1.65V-3.6V V<sub>CC</sub> specifications provided 3.6V tolerant inputs and outputs 26Ω series resistors in outputs

- t<sub>PD</sub> (CLK to O<sub>n</sub>) 5.4 ns max for 3.0V to 3.6V V<sub>CC</sub> 6.3 ns max for 2.3V to 2.7V V<sub>CC</sub> 9.2 ns max for 1.65V to 1.95V V<sub>CC</sub>
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model >200V

Note 1: To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

#### **Ordering Code:**

utline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



		· · ·		
NC —	1	$\bigcirc$	56	-GND
NC —	2		55	-NC
0 <sub>1</sub> —	3		54	-1
GND	4		53	-GND
0 <sub>2</sub> _	5		52	-1 <sub>2</sub>
0 <sub>3</sub> _	6		51	—l3
v <sub>cc</sub> –	7		50	_v <sub>cc</sub>
0 <sub>4</sub> _	8		49	— I4
0 <sub>5</sub> —	9		48	— I <sub>5</sub>
0 <sub>6</sub> —	10		47	— I <sub>6</sub>
GND —	11		46	- GND
0 <sub>7</sub> —	12		45	— I <sub>7</sub>
С <sub>8</sub> —	13		44	– ۱ <sub>8</sub>
0 <sub>9</sub> _	14		43	_l9
0 <sub>10</sub> —	15		42	-1 <sub>10</sub>
0 <sub>11</sub> —	16		41	-l <sub>11</sub>
0 <sub>12</sub> —	17		40	-1 <sub>12</sub>
GND —	18		39	- GND
0 <sub>13</sub> —	19		38	— I <sub>13</sub>
0 <sub>14</sub> —	20		37	–۱ <sub>14</sub>
0 <sub>15</sub> —	21		36	-1 <sub>15</sub>
V <sub>cc</sub> —	22		35	-v <sub>cc</sub>
0 <sub>16</sub> —	23		34	-1 <sub>16</sub>
0 <sub>17</sub> —	24		33	-1 <sub>17</sub>
GND —	25		32	- GND
0 <sub>18</sub> -	26		31	- <sup>1</sup> 18
ŌE —	27		30	-CLK
LE -	28		29	- GND

#### **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input (Active LOW)
LE	Latch Enable Input
CLK	Clock Input
I <sub>1</sub> - I <sub>18</sub>	Data Inputs
O <sub>1</sub> - O <sub>18</sub>	3-STATE Outputs

#### **Truth Table**


	Inp	Outputs		
OE	LE	CLK	١ <sub>n</sub>	0 <sub>n</sub>
Н	Х	Х	Х	Z
L	н	Х	L	L
L	н	Х	н	н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	н	н
L	L	н	х	O <sub>0</sub> (Note 2) O <sub>0</sub> (Note 3)
L	L	L	Х	O <sub>0</sub> (Note 3)

H = Logic HIGH L = Logic LOW X = Don't Care, but not floating

Z = High Impedance  $\uparrow = LOW-to-HIGH Clock Transition$ 

Note 2: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

#### Logic Diagram



#### Absolute Maximum Ratings(Note 4)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (V <sub>I</sub> )	-0.5V to +4.6V
Output Voltage (V <sub>O</sub> ) (Note 5)	–0.5V to $V_{CC}$ + 0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC $V_{CC}$ or Ground Current per	
Supply Pin (I <sub>CC</sub> or Ground)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating

Conditions (Note 6)	
Power Supply	
Operating	1.65V to 3.6V
Input Voltage	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V

74ALVC162835

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.


Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 6: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3.0	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		I <sub>OH</sub> = -12 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.65		0.45	
		I <sub>OL</sub> = 4 mA	2.3		0.4	
		$I_{OL} = 6 \text{ mA}$	2.3		0.55	V
			3.0		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	
		I <sub>OL</sub> = 12 mA	3		0.8	
он	High Level Output Current		1.65		-2	
			2.3		-6	mA
			2.7		-8	mA
			3.0		-12	
l <sub>ol</sub>	LOW Level Output Current		1.65		2	
			2.3		6	mA
			2.7		8	mA
			3		12	
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μA

### **DC Electrical Characteristics**

					$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$							
	_ F				C <sub>L</sub> =	50 pF			C <sub>L</sub> =	= 30 pF		
Symbol	Parameter			$V_{CC} = 3$	3.3V ± 0.3	V V <sub>CC</sub>	= 2.7V	$V_{CC} = 2$	5V ± 0.2V	V <sub>CC</sub> = 1.8	V ± 0.15V	Uni
				Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>CLOCK</sub>	Clock Fred	Clock Frequency			150		150		150		100	MH
t <sub>W</sub>		Pulse Width LE High		3.3		3.3		3.3		4.0		
	CLK High or Low			3.3		3.3		3.3		4.0		ns
ts	Setup Time	e Data Before CLK ↑		1.7		2.1		2.2		2.5		
		Data Before CLK $\downarrow$	CLK High	1.5		1.6		1.9				ns
			CLK Low	1.0		1.1		1.3				
t <sub>H</sub>	Hold Time	Data After CLK ↑		0.7		0.6		0.6		1.0		
		Data After LE $\downarrow$	CLK High or Low	1.4		1.7		1.4				ns
f <sub>MAX</sub>	Maximum Clock Frequency			150		150		150		100		MF
t <sub>PHL</sub> , t <sub>PLH</sub> Propagation I to O		n I to O		1.0	4.2		5.0	1.0	5.0	1.5	9.8	
	Delay	LE to O		1.3	5.1		5.8	1.3	5.9	1.5	9.8	ns
		CLK to O		1.4	5.4		6.1	1.4	6.3	2.0	9.2	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Ena			1.1	5.5		6.5	1.4	6.3	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Dis	able Time		1.3	4.5		4.9	1.0	4.9	1.5	7.9	ns
Symb	ol	Param	eter			$\Gamma_A = -0^\circ C t$ $C_L = 0$	pF		$T_A = -0^\circ C$ $C_L = \frac{1}{2}$	50 pF	(	Jnits
					I	Vin	Max		Min	Max		
$t_{PHL},t_{PLH}$		pagation Delay Bus to				0.9	2.0		1.0	4.0		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Pro	pagation Delay Clock	to Bus			1.4	2.9		1.9	5.0		ns
-	citano					Cand	itions		1	Γ <sub>A</sub> = +25°C		Units
Symbol	Symbol Parameter					Cona	nons		Vcc	; Typ	oical	Units
C <sub>IN</sub>	Input Ca	pacitance	Control		$V_I = 0V$ or				3.3	3	.5	ъĒ
			Data		$V_I = 0V$ or	= 0V or V <sub>CC</sub>		3.3	3 5		pF	
C <sub>OUT</sub>		apacitance	<u> </u>		$V_I = 0V, o$				3.3		7	pF
	Power D	issipation Capacitance	Outputs E	nabled	f = 10 MH	$z, C_L = 0 pl$	F		3.3		10	
C <sub>PD</sub>									2.5		35	pF
			-		sabled $f = 10 \text{ MHz}, C_L = 0 \text{ pF}$			3.3	1	4		
			Outputs D	isabled		2, OL = 0 pi			2.5		25	



74ALVC162835

