



September 2001  
Revised September 2001

# 74ALVC162835

## Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26Ω Series Resistors in Outputs

### General Description

The ALVC162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable ( $\overline{OE}$ ), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs ( $I_n$ ) to Outputs ( $O_n$ ) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The ALVC162835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162835 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74ALVC162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

### Features

- Compatible with PC100 DIMM module specifications
  - 1.65V–3.6V  $V_{CC}$  specifications provided
  - 3.6V tolerant inputs and outputs
  - 26Ω series resistors in outputs
  - $t_{PD}$  (CLK to  $O_n$ )
    - 5.4 ns max for 3.0V to 3.6V  $V_{CC}$
    - 6.3 ns max for 2.3V to 2.7V  $V_{CC}$
    - 9.2 ns max for 1.65V to 1.95V  $V_{CC}$
  - Power-down high impedance inputs and outputs
  - Supports live insertion/withdrawal (Note 1)
  - Latchup conforms to JEDEC JED78
  - ESD performance:
    - Human body model > 2000V
    - Machine model >200V
- Note 1:** To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

### Ordering Code:


Order Number	Package Number	Package Description
74ALVC162835T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

74ALVC162835 Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26Ω Series Resistors in Outputs

74ALVC162835

### Connection Diagram



### Pin Descriptions

Pin Names	Description
$\overline{OE}$	Output Enable Input (Active LOW)
LE	Latch Enable Input
CLK	Clock Input
$I_1 - I_{18}$	Data Inputs
$O_1 - O_{18}$	3-STATE Outputs

### Truth Table


Inputs				Outputs
$\overline{OE}$	LE	CLK	$I_n$	$O_n$
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	$\uparrow$	L	L
L	L	$\uparrow$	H	H
L	L	H	X	$O_0$ (Note 2)
L	L	L	X	$O_0$ (Note 3)

H = Logic HIGH  
L = Logic LOW  
X = Don't Care, but not floating  
Z = High Impedance  
 $\uparrow$  = LOW-to-HIGH Clock Transition

**Note 2:** Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

**Note 3:** Output level before the indicated steady-state input conditions were established.

### Logic Diagram



Absolute Maximum Ratings (Note 4)			Recommended Operating Conditions (Note 6)		
Supply Voltage (V <sub>CC</sub> )	–0.5V to +4.6V		Power Supply		
DC Input Voltage (V <sub>I</sub> )	–0.5V to +4.6V		Operating		1.65V to 3.6V
Output Voltage (V <sub>O</sub> ) (Note 5)	–0.5V to V <sub>CC</sub> + 0.5V		Input Voltage		0V to V <sub>CC</sub>
DC Input Diode Current (I <sub>IK</sub> )			Output Voltage (V <sub>O</sub> )		0V to V <sub>CC</sub>
V <sub>I</sub> < 0V	–50 mA		Free Air Operating Temperature (T <sub>A</sub> )		–40°C to +85°C
DC Output Diode Current (I <sub>OK</sub> )			Minimum Input Edge Rate (Δt/ΔV)		
V <sub>O</sub> < 0V	–50 mA		V <sub>IN</sub> = 0.8V to 2.0V, V <sub>CC</sub> = 3.0V		10 ns/V
DC Output Source/Sink Current (I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA		<b>Note 4:</b> The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.		
DC V <sub>CC</sub> or Ground Current per Supply Pin (I <sub>CC</sub> or Ground)	±100 mA		<b>Note 5:</b> I <sub>O</sub> Absolute Maximum Rating must be observed.		
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150°C		<b>Note 6:</b> Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.		

DC Electrical Characteristics

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V <sub>CC</sub> 1.7 2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V <sub>CC</sub> 0.7 0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = –100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = –2 mA	1.65	1.2		
		I <sub>OH</sub> = –4 mA	2.3	1.9		
		I <sub>OH</sub> = –6 mA	2.3	1.7		
			3.0	2.4		
		I <sub>OH</sub> = –8 mA	2.7	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	V
		I <sub>OL</sub> = 2 mA	1.65		0.45	
		I <sub>OL</sub> = 4 mA	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.55	
			3.0		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	
I <sub>OH</sub>	High Level Output Current		1.65		–2	mA
			2.3		–6	
			2.7		–8	
			3.0		–12	
I <sub>OL</sub>	LOW Level Output Current		1.65		2	mA
			2.3		6	
			2.7		8	
			3		12	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	3.6		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	3.6		±10	μA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6		40	μA
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> – 0.6V	3 - 3.6		750	μA

74ALVC162835



AC Electrical Characteristics											
Symbol	Parameter		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$								Units
			$C_L = 50\text{ pF}$				$C_L = 30\text{ pF}$				
			$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$		$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CC} = 1.8\text{V} \pm 0.15\text{V}$		
			Min	Max	Min	Max	Min	Max	Min	Max	
$f_{\text{CLOCK}}$	Clock Frequency			150		150		150		100	MHz
$t_W$	Pulse Width	LE High	3.3		3.3		3.3		4.0		ns
		CLK High or Low	3.3		3.3		3.3		4.0		
$t_S$	Setup Time	Data Before CLK $\uparrow$	1.7		2.1		2.2		2.5		ns
		Data Before CLK $\downarrow$									
		CLK High	1.5		1.6		1.9				
$t_H$	Hold Time	CLK Low	1.0		1.1		1.3				ns
		Data After CLK $\uparrow$	0.7		0.6		0.6		1.0		
		Data After LE $\downarrow$	CLK High or Low	1.4		1.7		1.4			
$f_{\text{MAX}}$	Maximum Clock Frequency		150		150		150		100		MHz
$t_{\text{PHL}}, t_{\text{PLH}}$	Propagation Delay	I to O	1.0	4.2		5.0	1.0	5.0	1.5	9.8	ns
		LE to O	1.3	5.1		5.8	1.3	5.9	1.5	9.8	
		CLK to O	1.4	5.4		6.1	1.4	6.3	2.0	9.2	
$t_{\text{PZL}}, t_{\text{PZH}}$	Output Enable Time		1.1	5.5		6.5	1.4	6.3	1.5	9.8	ns
$t_{\text{PLZ}}, t_{\text{PHZ}}$	Output Disable Time		1.3	4.5		4.9	1.0	4.9	1.5	7.9	ns

AC Electrical Characteristics Over Load (Note 7)											
Symbol	Parameter		$R_L = 500\Omega, V_{CC} = 3.3\text{V} \pm 0.15\text{V}$						Units		
			$T_A = -0^{\circ}\text{C to } +85^{\circ}\text{C}$			$T_A = -0^{\circ}\text{C to } +65^{\circ}\text{C}$					
			$C_L = 0\text{ pF}$			$C_L = 50\text{ pF}$					
			Min	Max		Min	Max				
$t_{\text{PHL}}, t_{\text{PLH}}$	Propagation Delay Bus to Bus		0.9	2.0		1.0	4.0		ns		
$t_{\text{PHL}}, t_{\text{PLH}}$	Propagation Delay Clock to Bus		1.4	2.9		1.9	5.0		ns		

**Note 7:** Characterized only.




Capacitance											
Symbol	Parameter		Conditions		$T_A = +25^{\circ}\text{C}$		Units				
					$V_{CC}$	Typical					
$C_{\text{IN}}$	Input Capacitance	Control	$V_I = 0\text{V or } V_{CC}$		3.3	3.5	pF				
		Data	$V_I = 0\text{V or } V_{CC}$		3.3	5					
$C_{\text{OUT}}$	Output Capacitance		$V_I = 0\text{V, or } V_{CC}$		3.3	7	pF				
$C_{\text{PD}}$	Power Dissipation Capacitance	Outputs Enabled	$f = 10\text{ MHz}, C_L = 0\text{ pF}$		3.3	40	pF				
					2.5	35					
		Outputs Disabled	$f = 10\text{ MHz}, C_L = 0\text{ pF}$		3.3	14					
					2.5	125					

**$I_{OUT} - V_{OUT}$  Characteristics**




The diagram shows a DUT (Device Under Test) represented by a circle labeled 'DUT'. It has two inputs: 'TEST' and 'SIGNAL', both connected to a common 'TEST SIGNAL' source. The DUT has a power supply input  $V_{CC}$  connected to a ground symbol. The output of the DUT is connected to a node that branches to a load capacitor  $C_L$  (connected to ground) and a series resistor of  $500\Omega$ . This resistor is followed by a switch that can connect to 'OPEN', 'GND', or '6.0V or  $V_{CC} * 2$ '. Timing parameters are indicated:  $t_{PLH}, t_{PHL}$  for the output signal,  $t_{PZH}, t_{PHZ}$  for the output signal, and  $t_{PLZ}, t_{PLZ}$  for the output signal.

TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; 1.8V to $\pm 0.15V$
$t_{PZH}, t_{PHZ}$	GND



www.fairchildsemi.com



FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- www.fairchildsemi.com