

A GI49UB4H-XXXGP"供应商 GLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0148-0102 Rev.1.02 2006.12.22

DESCRIPTION

The 4508 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has two reload registers), interrupts, 10-bit A/D converter, Serial interface and oscillation circuit switch function.

FEATURES

- ullet Minimum instruction execution time 0.5 μs (at 6 MHz oscillation frequency, in through-mode)
- Supply voltage 1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)
- Timers Timer 1 8-bit timer with two reload registers
- Timer 2...... 8-bit timer with two reload registers ●Interrupt 5 sources

- ●Input/Output port14
- ●A/D converter 10-bit successive comparison method 4 channel
- Serial intereface 8-bit X 1
- Voltage drop detection circuit (only for H version) Reset release Typ. 2.7 V (Ta = 25 $^{\circ}$ C)
- Power-on reset circuit (only for H version)
- Watchdog timer
- ●Clock generating circuit (on-chip oscillator/ceramic resonator/RC oscillation)
- ●LED drive directly enabled (port D)


APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34508G4FP (Note)	4096 words	256 words	PRSP0020DA-A	QzROM
M34508G4-XXXFP	4096 words	256 words	PRSP0020DA-A	QzROM
M34508G4HFP (Note)	4096 words	256 words	PRSP0020DA-A	QzROM
M34508G4H-XXXFP	4096 words	256 words	PRSP0020DA-A	QzROM
M34508G4GP * (Note)	4096 words	256 words	PLSP0020JB-A	QzROM
M34508G4-XXXGP *	4096 words	256 words	PLSP0020JB-A	QzROM
M34508G4HGP * (Note)	4096 words	256 words	PLSP0020JB-A	QzROM
M34508G4H-XXXGP *	4096 words	256 words	PLSP0020JB-A	QzROM


Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4508 Group)

^{*:} Under development



Block diagram (4508 Group)

PERFORMANCE OVERVIEW

	Paramete	er	Function				
Number of		M34508G4	131				
basic instructi	ons	M34508G4H	132				
Minimum insti	uction exe	cution time	0.5 μ s (at 6 MHz oscillation frequency, in through mode)				
Memory sizes ROM			4096 words X 10 bits				
			256 words X 4 bits				
Input/Output ports	D0-D3	I/O	Four independent I/O ports. Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as AIN4, and AIN5, respectively.				
	P00-P03	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. Ports P00, P01 and P02 are also used as SIN, SOUT and SCK, respectively.				
	P10-P13	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. Ports P11, P12 and P13 are also used as CNTR1, CNTR0 and INT, respectively.				
	P20, P21	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions and output structure can be switched by software. Ports P20 and P21 are also used as AINO and AIN1, respectively.				
	CNTR0, CNTR1	Timer I/O	Two independent I/O; CNTR1 and CNTR0 pins are also used as ports P11 and P12, respectively.				
	INT	Interrupt input	1-bit input; INT pin is also used as port P13.				
	SIN, SOUT, SCK	Serial interface input/output	Three independent I/O; SIN, SOUT, and SCK are also used as ports P00, P01, and P02, respectively.				
	AIN0, AIN1, Analog input AIN4, AIN5		Four independent input; AIN0, AIN1, AIN4, AIN5 are also used as P20, P21, D2 and D3, respectively.				
Timers	Timer 1		8-bit programmable timer/event counter with two reload registers and PWM output function.				
	Timer 2		8-bit programmable timer/event counter with two reload registers and PWM output function.				
	Watchdog	timer function	16-bit timer (fixed dividing frequency) (for watchdog)				
A/D			10-bit wide, This is equipped with an 8-bit comparator function.				
converter	Analog in	put	4 channel (Aino, Ain1, Ain4, Ain5 pins)				
Serial interfac	е	-	8-bit X 1				
Voltage drop	Reset occ	currence	Typ. 2.6 V (Ta = 25 °C)				
detection circuit (Note)	Reset rele	ease	Typ. 2.7 V (Ta = 25 °C)				
Power-on res	et circuit (N	Vote)	Built-in type				
Interrupt	Sources	1010)	5 (one for external, two for timer, one for A/D, one for Serial interface)				
Interrupt	Nesting		1 level				
Subroutine ne			8 levels				
Device structi			CMOS silicon gate				
Package			FP: 20-pin plastic molded SOP (PRSP0020DA-A)				
l assuigs			GP: 20-pin plastic molded SSOP (PLSP0020JB-A)				
Operating ten	nperature r	ange	-20 °C to 85 °C				
Supply voltag			1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)				
Power	Active mo	ode	2.2 mA (Ta = 25°C, VDD = 5.0 V, f(XIN) = 6.0 MHz, f(STCK) = f(XIN)/1)				
dissipation (typical value)		k-up mode	0.1 μ A (Ta = 25°C, VDD = 5.0 V, output transistors in the cut-off state)				
		ipped with only the	l				

Note: These circuits are equipped with only the H version.



PIN DESCRIPTION

Pin	Name	Input/Output	Function	
VDD	Power supply	_	Connected to a plus power supply.	
Vss	Ground	_	Connected to a 0 V power supply.	
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.	
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the voltage drop detection circuit (only for H version) or the built-in power-on reset (only for H version) causes the system to be reset, the RESET pin outputs "L" level.	
XIN	System clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, conn tween pins XIN and XOUT. A feedback resistor is built-in between them. When using	
Xout	System clock output	Output	oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.	
D0-D3	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as AIN4 and AIN5, respectively.	
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P00, P01 and P02 are also used as SIN, SOUT and SCK, respectively.	
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P11, P12 and P13 are also used as CNTR1, CNTR0 and INT, respectively.	
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively.	
CNTR0	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 2 event counter, and to output the PWM signal generated by timer 1. This pin is also used as port P12.	
CNTR1	Timer input/output	I/O	CNTR1 pin has the function to input the clock for the timer 1 event counter, and to output the PWM signal generated by timer 2. This pin is also used as port P11.	
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13.	
AINO, AIN1, AIN4, AIN5,	Analog input	Input	A/D converter analog input pins. AIN0, AIN1, AIN4, AIN5 are also used as ports P20, P21, D2 and D3, respectively.	
Scĸ	Serial interface clock I/O	I/O	Serial interface data transfer synchronous clock I/O pin. SCK pin is also used as port P02.	
Sout	Serial interface data output	Output	Serial interface data output pin. Sout pin is also used as port P01.	
SIN	Serial interface data input	Input	Serial interface data input pin. SIN pin is also used as port P0o.	



MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
P00	SIN	SIN	P00	P20	AIN0	AIN0	P20
P01	Sout	Sout	P01	P21	AIN1	AIN1	P21
P02	Sck	Sck	P02	D2	AIN4	AIN4	D2
P11	CNTR1	CNTR1	P11	D3	AIN5	AIN5	D3
P12	CNTR0	CNTR0	P12				
P13	INT	INT	P13				

- Notes 1: Pins except above have just single function.
 - 2: The input/output of P0o can be used even when SIN is used. Be careful when using inputs of both SIN and P0o since the input threshold value of SIN pin is different from that of port P0o.
 - 3: The input of P01 can be used even when SouT is used.
 - 4: The input of P02 can be used even when SCK is used. Be careful when using inputs of both SCK and P02 since the input threshold value of SCK pin is different from that of port P02.
 - 5: The input of P11 can be used even when CNTR1 (output) is selected.

 The input/output of P11 can be used even when CNTR1 (input) is selected. Be careful when using inputs of both CNTR1 and P11 since the input threshold value of CNTR1 pin is different from that of port P11.
 - 6: The input of P12 can be used even when CNTR0 (output) is selected.

 The input/output of P12 can be used even when CNTR0 (input) is selected. Be careful when using inputs of both CNTR0 and P12 since the input threshold value of CNTR0 pin is different from that of port P12.
 - 7: The input/output of P13 can be used even when INT is used. Be careful when using inputs of both INT and P13 since the input threshold value of INT pin is different from that of port P13.
 - 8: The input/output of P20, P21, D2, D3 can be used even when AIN0, AIN1, AIN4, AIN5 are used.

PORT FUNCTION

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D0, D1	I/O (4)	N-channel open-drain/ CMOS	1	SD, RD SZD, CLD	FR3	Programmable output structure selection function
	D2/AIN4 D3/AIN5					FR3, PU2 K2 Q1	Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function
Port P0	P00/SIN, P01/SOUT, P02/SCK, P03	I/O (4)	N-channel open-drain/ CMOS	4	OP0A IAP0	FR0, PU0 K0 J1	Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function
Port P1	P10, P11/CNTR1, P12/CNT0, P13/INT	I/O (4)	N-channel open-drain/ CMOS	4	OP1A IAP1	FR1, PU1 K1, L1, I1 W1, W2 W5, W6	Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function
Port P2	P20/AIN0 P21/AIN1	I/O (2)	N-channel open-drain/ CMOS	2	OP2A IAP2	FR2, PU2 Q1 K2	Programmable pull-up function Programmable key-on wakeup function Programmable output structure selection function



DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator.

System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the register MR and register RG.

Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Register MR, RG			System clock	Operation mode	
MR ₃	MR2	MR1	MR ₀	RG ₀		
1	1	_	1	0	f(STCK) = f(RING)/8	Internal frequency divided by 8 mode
1	0	-	1	0	f(STCK) = f(RING)/4	Internal frequency divided by 4 mode
0	1	_	1	0	f(STCK) = f(RING)/2	Internal frequency divided by 2 mode
0	0	_	1	0	f(STCK) = f(RING)	Internal frequency through mode
1	1	0	0	_	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode
1	0	0	0	_	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode
0	1	0	0	_	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode
0	0	0 0 -		_	f(STCK) = f(XIN)	High-speed through mode

Note: The internal frequency divided by 8 is selected after system is released from reset.

CONNECTIONS OF UNUSED PINS


Pin	Connection	Usage condition
XIN	Connect to Vss.	RC oscillation circuit is not selected. (CRCK instruction is not executed.)
Хоит	Open.	
Do, D1	Open.	
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR30, FR31 = "0").
D2/AIN4, D3/AIN5	Open.	The key-on wakeup function is invalid (K22, K23 = "0").
,	Connect to Vss.	N-channel open-drain is selected for the output structure (FR32, FR33 = "0").
		Pull-up transistor is OFF (PU22, PU23 = "0").
		The key-on wakeup function is invalid (K22, K23 = "0").
P0o/SIN	Open.	SIN pin is not selected (J11 = "0").
		The key-on wakeup function is invalid (K00 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR00 = "0").
		Pull-up transistor is OFF (PU00 = "0").
		The key-on wakeup function is invalid (K00 = "0").
P01/Sout	Open.	The key-on wakeup function is invalid (K01 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR01 = "0").
		Pull-up transistor is OFF (PU01 = "0").
		The key-on wakeup function is invalid (K01 = "0").
P02/SCK	Open.	SCK pin is not selected (J11J10 = "00").
1 02/0010	950	The key-on wakeup function is invalid (K02 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR02 = "0").
		Pull-up transistor is OFF (PU02 = "0").
		The key-on wakeup function is invalid (K02 = "0").
P03	Open.	The key-on wakeup function is invalid (K03 = "0").
1 00	Connect to Vss.	N-channel open-drain is selected for the output structure (FR03 = "0").
	Connect to vec.	Pull-up transistor is OFF (PU03 = "0").
		The key-on wakeup function is invalid (K03 = "0").
P10	Open.	The key-on wakeup function is invalid (K10 = "0").
1 10	Connect to Vss.	N-channel open-drain is selected for the output structure (FR10 = "0").
	Common to voc.	Pull-up transistor is OFF (PU10 = "0").
		The key-on wakeup function is invalid (K10 = "0").
P11/CNTR1	Open.	CNTR1 input is not selected for the timer 1 count source (W11, W10 \neq "10").
11//0111111	950	The key-on wakeup function is invalid (K11 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR11 = "0").
	Common to voc.	Pull-up transistor is OFF (PU11 = "0").
		The key-on wakeup function is invalid (K11 = "0").
P12/CNTR0	Open.	CNTR0 input is not selected for the timer 2 count source (W21, W20 \neq "10").
1 12/011110	Opon.	The key-on wakeup function is invalid (K12 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR12 = "0").
	Common to voc.	Pull-up transistor is OFF (PU12 = "0").
		The key-on wakeup function is invalid (K12 = "0").
P13/INT	Open.	INT pin input is disabled (I13 = "0").
1 13/1111	Орон.	The key-on wakeup function is invalid (K13 = "0").
	Connect to Vss.	N-channel open-drain is selected for the output structure (FR13 = "0").
	30.111000 10 100.	Pull-up transistor is OFF (PU13 = "0").
		The key-on wakeup function is invalid (K13 = "0").
P20/AIN0, P21/AIN1	Open.	The key-on wakeup function is invalid (K20, K21 = "0").
I ZU/AINU, FZ1/AIN1	Connect to Vss.	N-channel open-drain is selected for the output structure (FR20, FR21 = "0").
	Connect to vaa.	Pull-up transistor is OFF (PU20, PU21 = "0").
		, , , , , , , , , , , , , , , , , , , ,
		The key-on wakeup function is invalid (K20, K21 = "0").

(Note when connecting to Vss or VDD)




[•] Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.


PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)




Port block diagram (3)



Port block diagram (4)



Port block diagram (5)



External interrupt circuit structure

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A₀ is stored in carry flag CY with the RAR instruction (Figure 2)

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0". When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction. The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

1 word of program memory is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34508G4.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34508G4	4096 words	32 (0 to 31)
M34508G4H	4096 words	32 (0 to 31)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address. Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.

ROM Code Protect Address

When selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp., reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, whether the ROM code protect is used or not can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.




Fig. 10 ROM map of M34508G4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

	Part number	RAM size		
	M34508G4	256 words X 4 bits (1024 bits)		
Ī	M34508G4H	256 words X 4 bits (1024 bits)		

RAM 256 words X 4 bits (1024 bits)

1 (7 (10	1 200 110				(,,,,	
	Register Z					()		
	Register X	0	1	2	3		6	7	 15
	0								
	1								
	2								
	2								
	4								
	5								
>	6								
ster	7								
Register Y	8								
"	9								
	10								
	11								
	12								
	13								
	14								
	15								

Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	A/D interrupt	Completion of A/D conversion	Address C in page 1
5	Serial interface interrupt	Completion of serial interface transmit/ recieve	Address E in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
A/D interrupt	ADF	SNZAD	V22
Serial interface interrupt	SIOF	SNZSI	V23

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction	
1	Enabled	Invalid	
0	Disabled	Valid	

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

- Interrupt control register V1
 Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.
- Interrupt control register V2

The A/D interrupt enable bit and serial interface interrupt enable bit are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers


	Interrupt control register V1	at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13 Timer 2 interrupt enable bit		0	Interrupt disabled ((SNZT2 instruction is valid)	
V 13	V 13 Timer 2 interrupt enable bit		Interrupt enabled (SNZT2 instruction is invalid)	
\/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	Not used	0	This bit has no function, but read/write is enabled.		
V 11	Not used	1			
1/40	NA Francis O'cterment exchinit	0	Interrupt disabled ((SNZ0 instruction is valid)	
V10 External 0 int	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
\/Os	V23 Serial interface interrupt enable bit		Interrupt disabled	(SNZSI instruction is valid)	•
V23			Interrupt enabled (SNZSI instruction is invalid)	
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V 22		1	Interrupt enabled (SNZAD instruction is invalid)	
\/O.	Not used	0	This bit has no function, but read/write is enabled.		
V21	INOT USED	1	This bit has no function, but read/write is enabled.		
\/Os	V20 Not used	0	This bit has no function, but read/write is enabled.		
V20		1			

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22, V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



EXTERNAL INTERRUPTS

The 4508 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P13/INT	When the next waveform is input to P13/INT pin	l11
		Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P13/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to P13/INT pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P13/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.



(2) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
113	IA. INT pin input central hit (Note 2)		INT pin input disab	pled	
113	I13 INT pin input control bit (Note 2)	1	INT pin input enab	led	
110	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SN instruction)/"L" level		
112		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0 instruction)/"H" level		
l1 ₁	INIT pip adde detection circuit control bit	0	One-sided edge detected		
""	In In In edge detection circuit control bit		Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

(3) Notes on interrupts

① Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18[®]) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18³).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the INT pin input is disabled (register I13 = "0"), set the keyon wakeup of INT pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to Figure 19⁽¹⁾).

```
LA 0 ; (XXX02)
TI1A ; INT key-on wakeup disabled ......①
DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- ③ Note [3] on bit 2 of register I1
 When the interrupt valid waveform of the P13/INT pin is changed
 with the bit 2 of register I1 in software, be careful about the follow.
 - with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3

TIMERS

The 4508 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

· Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4508 Group timer consists of the following circuits.

Prescaler : 8-bit programmable timer

Timer 1 : 8-bit programmable timer

• Timer 2 : 8-bit programmable timer (Timers 1 and 2 have the interrupt function, respectively)

• 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers PA, W1, W2, W5 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 1 and 2 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	PWM2 signal (PWMOD2)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W5
	(link to INT input)	CNTR1 input		Timer 1 interrupt	W6
	(with PWM output function)	On-chip oscillator clock (f(RING))			
Timer 2	8-bit programmable	Timer 1 underflow (T1UDF)	1 to 256	Timer 1 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR1 output	W5
	(INT input period count	CNTR0 input		Timer 2 interrupt	W6
	function)	System clock (STCK)			
	(with PWM output function)				
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65536	System reset (counting twice)	-
timer	frequency			Decision of flag WDF1	




Fig. 22 Timers structure (1)




Fig. 23 Timers structure (2)

Table 10 Timer control registers

Timer control register PA		at reset : 02	at RAM back-up : 02	W TPAA	
DΛο	PA ₀ Prescaler control bit	0	Stop (state initialize	ed)	
PA0		1	Operating		

Timer control register W1		at reset : 00002		reset : 00002	at RAM back-up : 00002	R/W TAW1/TW1A
W13	PWM1 function control bit	C)	PWM1 function inv	alid	
VV 13	VV 13 PVVIVIT TUNCTION CONTROL DIT			PWM1 function val	id	
W12	W12 Timer 1 control bit)	Stop (state retained)		
VV 12	Timer i control bit	1		Operating		
		W11	W10		Count source	
W11		0	0	PWM2 signal		
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10		1	0	CNTR1 input		
		1	1	On-chip oscillator clock (f(RING))		

Timer control register W2			at reset : 00002		at RAM back-up : 00002	R/W TAW2/TW2A
W23	W23 PWM2 function control bit)	PWM2 function inv	/alid	
VV23			1	PWM2 function va	lid	
W22	W22 Timer 2 control bit)	Stop (state retained)		
VVZ2	Timer 2 control bit	1		Operating		
		W21	W20		Count source	
W21	Timer 2 count source selection bits	0	0	Timer 1 underflow signal (T1UDF)		
		0	1	Prescaler output (ORCLK)		
W20		1	0	CNTR0 input		
		1	1	System clock (STC	CK)	

Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53 P12/CNTR0 pin function selection bit		0	P12 (I/O) / CNTR0	(input)	
		1	P12 (input) /CNTR	0 (I/O)	
\ <i>\\\</i> 52	W52 Timer 1 count auto-stop circuit selection bit (Note 2)		Count auto-stop circuit not selected		
VV32			Count auto-stop ci	rcuit selected	
\N/51	W51 Timer 1 count start synchronous circuit selection bit (Note 3)		Count start synchronous circuit not selected		
VVJ			Count start synchronous circuit selected		
W50	CNTR0 pin input count edge selection bit	0	Falling edge		
VV30		1	Rising edge		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A
W63	W63 D44/CNTD4 pin function collection hit		P11 (I/O) / CNTR1	(input)	•
W63 P11/CNTR1 pin function selection bit	1 17/ONTRY pin function selection bit	1	P11 (input) /CNTR	1 (I/O)	
W62	CNTR 1 pin output auto-control circuit		Output auto-control circuit not selected		
VV02	selection bit	1	Output auto-control circuit selected		
W61	Timer 2	0 INT pin input period count circuit not selected			
****	INT pin input period count circuit selection bit	1	INT pin input perio	d count circuit selected	
W60	CNTP1 pip input count odge coloction bit	0	Falling edge		
VV00	CNTR1 pin input count edge selection bit	1	Rising edge		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} This function is valid only when the INT pin/timer 1 control is enabled (I10="1") and the timer 1 count start synchronous circuit is selected (W51="1").

^{3:} This function is valid only when the INT pin/timer 1 control is enabled (I10="1").

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

• Timer control register W1

Register W1 controls the count operation and count source of timer 1, and PWM1 function. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the count operation and count source of timer 2, and PWM2 function. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W5

Register W5 controls the input count edge of CNTR0 pin, timer 1 count start synchronous circuit, timer 1 auto-stop circuit and P12/CNTR0 pin function. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

· Timer control register W6

Register W6 controls the input count edge of CNTR1 pin, the INT pin input count start synchronous circuit and CNTR1 pin output auto-control circuit and the P11/CNTR1 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register RPS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1 and 2 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with two timer 1 reload registers (R1L, R1H). Data can be set simultaneously in timer 1 and the reload register R1L with the T1AB instruction. Data can be set in the reload register R1H with the T1HAB instruction. The contents of reload register R1L set with the T1AB instruction can be set to timer 1 again with the T1R1L instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the T1HAB instruction to set data to reload register R1H while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1L is n and a value set in reload register R1H is m, timer 1 divides the count source signal by n + 1 or m + 1 (n = 0 to 255, m = 0 to 255).

<Bit 3 of register W1 = "0" (PWM1 function invalid)>

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1L, and count continues (auto-reload function).

<Bit 3 of register W1 = "1" (PWM1 function valid)>

Timer 1 generates the PWM1 signal of the "L" interval set as reload register R1L, and the "H" interval set as reload register R1H. The PWM1 signal generated by timer 1 is output from CNTR0 pin by setting "1" to bit 3 of register W5.

After timer 1 control by INT pin is enabled by setting the bit 0 of register I1 to "1", INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 1 of register W5 to "1".

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W5 to "1."



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.

Timer 2 starts counting after the following process;

- 1) set data in timer 2
- 2 set count source by bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2L is n and a value set in reload register R2H is m, timer 2 divides the count source signal by n + 1 or m + 1 (n = 0 to 255, m = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

<Bit 3 of register W2 = "0" (PWM2 function invalid)>

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

<Bit 3 of register W2 = "1" (PWM2 function valid)>

Timer 2 generates the PWM2 signal of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM2 signal generated by timer 2 is output from CNTR1 pin by setting "1" to bit 3 of register W6.

PWM2 output to CNTR1 pin combined with timer 1 can be controlled by setting the bit 2 of register W6 to "1."

Input period of INT pin by timer 2 can be counted by setting the bit 1 of register W6 to "1."

(5) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function can be selected after timer 1 control by INT pin is enabled by setting the bit 0 of register I1 to "1" and its function is selected by setting the bit 1 of register W5 to "1".

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 to "0" or system reset.

However, when the count auto-stop circuit is selected (W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(6) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 2 of register W5 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(7) INT pin input period count circuit (timer 2)

Timer 2 has the INT pin input period count circuit to count the valid waveform input interval of the INT pin.

When bit 1 of register W6 is set to "1", the INT pin input period count circuit of timer 2 becomes valid, and the count source is input. The count source input is stopped by the next input of valid waveform to the INT pin.

Then, every a valid waveform is input to the INT pin, start/stop of the count source input is alternately repeated.

A valid waveform of the INT pin input is the same as the activated condition of an external interrupt.

The INT pin input period count circuit set once is cleared by setting the INT pin input to be disabled state. The INT pin input can be disabled by clearing bit 3 of register I1 to "0".

(8) Timer input/output pin (P12/CNTR0 pin, P11/CNTR1 pin)

CNTR0 pin is used to input the timer 2 count source and output the PWM1 signal generated by timer 1.

CNTR1 pin is used to input the timer 1 count source and output the PWM2 signal generated by timer 2.

The P12/CNTR0 pin function can be selected by bit 3 of register W5. The P11/CNTR1 pin function can be selected by bit 3 of register W6. When the CNTR0 input is selected for timer 2 count source, timer 2 counts the falling or rising waveform of CNTR0 input. The count edge is selected by bit 0 of register W5.

When the CNTR1 input is selected for timer 1 count source, timer 1 counts the falling or rising waveform of CNTR1 input. The count edge is selected by bit 0 of register W6.



CNTR0 pin by setting "1" to bit 3 of register W5.

(9) PWM1 output function (P12/CNTR0, timer 1)

When bit 3 of register W1 is set to "1", the data is reloaded alternately from reload register R1L and R1H every timer 1 underflow. Timer 1 generates the PWM1 signal of the "L" interval set as reload

register R1L, and the "H" interval set as reload register R1H. In this time, the PWM1 signal generated by timer 1 is output from

When the TW1A instruction is executed while the PWM1 signal is "H", the contents of register W1 is changed after the "H" interval of the PWM1 signal is ended.

(10) PWM2 output function (P11/CNTR1, timer 1, timer 2)

When bit 3 of register W2 is set to "1", the data is reloaded alternately from reload register R2L and R2H every timer 2 underflow.

Timer 2 generates the PWM2 signal of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H.

In this time, the PWM2 signal generated by timer 2 is output from CNTR1 pin by setting "1" to bit 3 of register W6.

When bit 2 of register W6 is set to "1", the PWM2 signal output to CNTR1 pin is switched to valid/invalid alternately each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

When the TW2A instruction is executed while the PWM2 signal is "H", the contents of register W2 is changed after the "H" interval of the PWM2 signal is ended.

(11) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(12) Precautions

Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.

Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

- Timer count source

Stop timer 1 or 2 counting to change its count source.

- Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

- Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB, T1R1L, T2AB or T2R2L instruction to write data to timer.

- Writing to reload register

In order to write a data to the reload register R1H while the timer 1 is operating, execute the T1HAB instruction except a timing of the timer 1 underflow.

In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 2 underflow.

- PWM signal (PWM1, PWM2)

If the timer 1 count stop timing and the timer 1 underflow timing overlap during output of the PWM1 signal, a hazard may occur in the PWM1 output waveform.

If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM2 signal, a hazard may occur in the PWM2 output waveform.

 Prescaler, timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after prescaler and timer operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer, timer operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.




Fig. 24 Timer count start timing and count time when operation starts






Fig. 25 Timer 1 operation example







Fig. 26 CNTR1 output auto-control function by timer 1





● Timer 2 count stop timing (R2L = "0216", R2H = "0216", W23 = "1")



Notes 1: If the timer count stop timing and the timer underflow timing overlap while the PWM function is valid (W13="1" or W23="1"), a hazard may occur in the PWM signal waveform.

2: When timer count is stopped during "H" duration of the PWM signal, timer is stopped after the end of the "H" output duration.

Fig. 27 Timer count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- ② When timer WDT underflow occurs, WDF1 flag is set to "1."
- When the WRST instruction is executed while the WDF1 flag is "1", WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig. 28 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 29).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 30) Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 29 Program example to start/stop watchdog timer

```
WRST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF; RAM back-up mode

↓
Oscillation stop
```

Fig. 30 Program example to enter the RAM back-up mode when using the watchdog timer

A/D CONVERTER

The 4508 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB (VDD=2.7 to 5.5 V)
	Differential non-linearity error: ±0.9LSB
	(VDD=2.7 to 5.5 V)
Conversion speed	31 μs (f(XIN)=6 MHz, f(STCK)=f(XIN))
Analog input pin	4




Fig. 31 A/D conversion circuit structure

mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution

in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Table 12 A/D control registers

A/D control register Q1			at reset : 00002		: 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A
A/D arrayation made calcution bit		0		0 A/D conversion mode			
Q13	Q13 A/D operation mode selection bit			Cor	nparator mode		
		Q12	Q11	Q10		Selected pins	
Q12	Analog input pin selection bits	0	0	0	AIN0		
		0	0	1	AIN1		
		0	1	0	Not available		
Q11		0	1	1	Not available		
		1	0	0	AIN4		
		1	0	1	AIN5		
Q10		1	1	0	Not available		
		1	1	1	Not available		

Note: "R" represents read enabled, and "W" represents write enabled.

(1) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

Logic value of comparison voltage Vref

$$Vref = \frac{VDD}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- When the comparison result is V_{ref} < V_{IN}, the topmost bit of the register AD remains set to "1." When the comparison result is V_{ref} > V_{IN}, it is cleared to "0."

The 4508 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (31 μ s when f(XIN) = 6.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 32).



Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 <u>VDD</u>
2nd comparison	*1 1 0 0 0 0
3rd comparison	*1 *2 1 0 0 0 0 VDD 2 ± VDD 4 ± VDD 8
After 10th comparison	A/D conversion result VDD
completes	*1 *2 *3 *8 *9 *A 2 1024

*1: 1st comparison result
*3: 3rd comparison result
*8: 8th comparison result
*9: 9th comparison result
*A: 10th comparison result

(7) A/D conversion timing chart

Figure 32 shows the A/D conversion timing chart.




Fig. 32 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P20/AINO pin is A/D converted, and the high-order 4 bits of the converted data are stored in address $M(Z,\,X,\,Y)=(0,\,0,\,0)$, the middle-order 4 bits in address $M(Z,\,X,\,Y)=(0,\,0,\,1)$, and the low-order 2 bits in address $M(Z,\,X,\,Y)=(0,\,0,\,2)$ of RAM. The A/D interrupt is not used in this example.

- ① Select the AINO pin function and A/D conversion mode with the register Q1 (refer to Figure 33).
- ② Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- \circ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).




Fig. 33 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref}$$

$$V_{ref} = \frac{V_{DD}}{256} \times n$$
n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μ s at f(XIN) = 4.0 MHz in high-speed through mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion 1

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

• Operating mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 34 Comparator operation timing chart

(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 35).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

4 Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n=0 to 1022)

• 1LSB at relative accuracy $\rightarrow \frac{VFST-V0T}{1022}$ (V)

• 1LSB at absolute accuracy $\rightarrow \frac{VDD}{1024}$ (V)




Fig. 35 Definition of A/D conversion accuracy

SERIAL INTERFACE

The 4508 Group has a built-in clock synchronous serial interface which can serially transmit or receive 8-bit data.

Serial interface consists of;

- Serial interface register SI
- Serial interface control register J1
- Serial interface transmit/receive completion flag (SIOF)
- Serial interface counter

Registers A and B are used to perform data transfer with internal CPU.

The pin functions of the serial interface pins can be set with the register J1.

Table 14 Serial interface pins

Pin	Pin function when selecting serial interface
P02/SCK	Clock I/O (Sck)
P01/SOUT	Serial data output (Sout)
P03/SIN	Serial data input (SIN)

Note: Even when the SIN pin function is used, the I/O of port P00 is valid.

Even when the SOUT pin function is used, the input of port P01 is valid.

Even when the SCK pin function is used, the input of P02 is valid.

Be careful when using inputs of both SCK and P02 since the input threshold value of SCK pin is different from that of port P02.




Fig. 36 Serial interface structure

Table 15 Serial interface control register

	Serial interface control register J1			reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A
		J13	J12		Synchronous clock	
J13		0	0	Instruction clock (II	NSTCK) divided by 8	
	Serial interface synchronous clock selection bits		1	Instruction clock (II	Instruction clock (INSTCK) divided by 4	
J12			0	Instruction clock (INSTCK) divided by 2		
			1	External clock (Scr	< input)	
			J1 0	Port function		
J11	J11 Serial interface port function selection bits		0	P00, P01,P02 selec	ted/SIN, SOUT, SCK not selected	
			1	P00, SOUT, SCK sel	lected/SIN, P01, P02 not selected	
J1 0			0	SIN, P01, SCK selec	cted/P00, Sout, P02 not selected	
		1	1	SIN, SOUT, SCK sel	ected/P00, P01,P02 not selected	

Note: "R" represents read enabled, and "W" represents write enabled.




Fig. 37 Serial interface register state when transferring

(1) Serial interface register SI

Serial interface register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI. During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial interface, do not select the SCK pin.

(2) Serial interface transmit/receive completion flag (SIOF)

Serial interface transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(3) Serial interface start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial interface transmission/reception is started.

(4) Serial interface control register J1

Register J1 controls the synchronous clock, P02/Sck, P01/SouT and P00/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.

(5) How to use serial interface

Figure 38 shows the serial interface connection example. Serial interface interrupt is not used in this example. In the actual wiring, pull

up the wiring between each pin with a resistor. Figure 38 shows the data transfer timing and Table 16 shows the data transfer sequence.




Fig. 38 Serial interface connection example




Fig. 39 Timing of serial interface data transfer

Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)			
[Initial setting]	[Initial setting]			
• Setting the serial interface control register J1 and interrupt control register V2 shown in Figure 38.	• Setting serial interface control register J1, and interrupt control register V2 shown in Figure 38.			
TJ1A and TV2A instructions	TJ1A and TV2A instructions			
• Setting the port received the reception enable signal (SRDY) to the input mode.	Setting the port transmitted the reception enable signal (SRDY) and output- ting "H" level.			
(Port D3 is used in this example)	(Port D3 is used in this example)			
SD instruction	SD instruction			
* [Transmission enable state]	*[Reception enable state]			
Storing transmission data to serial interface register SI.	The SIOF flag is cleared to "0."			
TSIAB instruction	SST instruction			
	"L" level (reception possible) is output from port D3.			
	RD instruction			
[Transmission]	[Reception]			
•Check port D3 is "L" level.				
SZD instruction				
Serial transfer starts.				
SST instruction				
Check transmission completes.	Check reception completes.			
SNZSI instruction	SNZSI instruction			
•Wait (timing when continuously transferring)	• "H" level is output from port D3.			
	SD instruction			
	[Data processing]			

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from * .

When an external clock is selected as a synchronous clock, control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."



RESET FUNCTION

System reset is performed by the followings:


- "L" level is applied to the RESET pin externally,
- · System reset instruction (SRST) is executed,
- Reset occurs by watchdog timer,
- Reset occurs by built-in power-on reset (only for H version)
- Reset occurs by voltage drop detection circuit (only for H version)

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.

(1) RESET pin input

System reset is performed certainly by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied:

the value of supply voltage is the minimum value or more of the recommended operating conditions.



Reset input

1 machine cycle or more

O.85VDD

Program starts
(address 0 in page 0)

On-chip oscillator (internal oscillator) is counted 120 to 144 times (Note 2).

Notes 1: Keep the value of supply voltage to the minimum value or more of the recommended operating conditions.

2: It depends on the internal state at reset.

Fig. 41 RESET pin input waveform and reset release timing

(2) Power-on reset (only for H version)

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 $\,\mu s$ or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

(3) System reset instruction (SRST)

By executing the SRST instruction, "L" level is output to RESET pin and system reset is performed.




Fig. 42 Power-on reset operation

Table 17 Port state at reset

Name	Function	State				
Do, D1	D0, D1	High-impedance (Notes 1, 2)				
D2/AIN4, D3/AIN5	D2, D3	High-impedance (Notes 1, 2, 3)				
P00/SIN, P01/SOUT, P02/SCK	P00, P01, P02	High-impedance (Notes 1, 2, 3)				
P03	P03	High-impedance (Notes 1, 2, 3)				
P10	P10	High-impedance (Notes 1, 2, 3)				
P11/CNTR1	P11	High-impedance (Notes 1, 2, 3)				
P12/CNTR0	P12	High-impedance (Notes 1, 2, 3)				
P13/INT	P13	High-impedance (Notes 1, 2, 3)				
P20/AIN0, P21/AIN1	P20, P21	High-impedance (Notes 1, 2, 3)				

Notes 1: Output latch is set to "1."

^{2:} The output structure is N-channel open-drain.

^{3:} Pull-up transistor is turned OFF.

(4) Internal state at reset

Figure 43 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 43 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	0 0 0 0 (Interrupt disabled)
Interrupt control register V2	
Interrupt control register I1	` ' '
Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
• Timer control register PA	
Timer control register W1	
• Timer control register W2	` ' '
• Timer control register W5	
Timer control register W6	
Clock control register MR	
Clock control register RG	
Serial interface transmit/receive completion flag (SIOF)	
Serial interface transmitted to the present of	
Serial interface control register 31 Serial interface register SI	
A/D conversion completion flag (ADF)	
A/D control register Q1	
Successive comparison register ADX X	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Key-on wakeup control register L1	
Pull-up control register PU0	
Pull-up control register PU1	
Pull-up control register PU2	
Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
Port output structure control register FR3	
Carry flag (CY)	0
Register A	0000
Register B	0 0 0 0
Register D	
Register E	x x x x x x x
Register X	0 0 0 0
Register Y	0 0 0 0
Register Z	x x
Stack pointer (SP)	1 1 1
Operation source clock	n-chip oscillator (operating)
Ceramic resonator circuit	Operating
RC oscillation circuit	Cton

Fig. 43 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer by outputting "L" level to RESET pin if the supply voltage drops below a set value.

(1) SVDE instruction

If the SVDE instruction is not executed (initial state), the voltage drop detection circuit becomes invalid at RAM back-up mode.

When the SVDE instruction is executed, the voltage drop detection circuit is valid even after system enters into the RAM back-up mode. The SVDE instruction can be executed only once.

In order to release the execution of the SVDE instruction, the system reset is required.




Fig. 44 Voltage drop detection reset circuit




Fig. 45 Voltage drop detection circuit operation waveform

Table 18 Voltage drop detection circuit operation state

	At CPU operating	At RAM back-up mode
SVDE instruction not executed	Valid	Invalid
SVDE instruction executed	Valid	Valid



RAM BACK-UP MODE

The 4508 Group has the RAM back-up mode.

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

Table 19 shows the function and states retained at RAM back-up. Figure 46 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when:

- "L" level is applied to RESET pin,
- system reset (SRST) is performed,
- · reset by watchdog timer is performed,
- reset by the built-in power-on reset circuit is performed (only for H version), or
- reset by the voltage drop detection circuit is performed (only for H version).

In this case, the P flag is "0."

Table 19 Functions and states retained at RAM back-up

	-
Function	RAM back-up
Program counter (PC), registers A, B,	X
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control register I1	0
Selected oscillation circuit (execution of CRCK)	0
Clock control register MR	×
Clock control register RG	×
Timer 1, Timer 2 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA	×
Timer control registers W1, W2	×
Timer control registers W5, W6	0
Serial interface function	×
Serial interface control register J1	0
A/D conversion function	×
A/D control register Q1	0
Voltage drop detection circuit	(Note 5)
Port level	0
Key-on wakeup control registers K0 to K2, L1	0
Pull-up control registers PU0 to PU2	0
Port output structure control registers FR0 to FR3	0
External interrupt request flag (EXF0)	×
Timer interrupt request flags (T1F, T2F)	(Note 3)
A/D conversion completion flag (ADF)	×
Serial interface transmit/receive completion flag (SIOF)	X
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)
Notes 1."O" represents that the function can be retained a	1 44 411

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then set the system to be in the RAM back-up mode.
- 5: The voltage drop detection circuit is equipped with only H version. In the RAM back-up mode, when the SVDE instruction is not executed, the voltage drop detection circuit is invalid, and when the SVDE instruction is executed, the voltage drop detection circuit is valid.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 20 shows the return condition for each return source.

(5) Control registers

- Key-on wakeup control register K0
 Register K0 controls the port P0 key-on wakeup function. Set the
 contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the
 contents of register K0 to register A.
- Key-on wakeup control register K1
 Register K1 controls the port P1 key-on wakeup function. Set the
 contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the
 contents of register K1 to register A.
- Key-on wakeup control register K2
 Register K2 controls the ports P2, D2 and D3 key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.
- Key-on wakeup control register L1
 Register L1 controls the selection of the return condition and valid
 waveform/level of port P1, and the selection of the INT pin return
 condition and INT pin key-on wakeup function. Set the contents of
 this register through register A with the TL1A instruction. In addition, the TAL1 instruction can be used to transfer the contents of
 register L1 to register A.

- Pull-up control register PU0
- Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Pull-up control register PU1
 - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.
- Pull-up control register PU2
 Register PU2 controls the ON/OFF of the ports P2, D2 and D3 pull-up transistor. Set the contents of this register through register A with the TPU2A instruction. In addition, the TAPU2 instruction can be used to transfer the contents of register PU2 to register A.
- Interrupt control register I1
 Register I1 controls the valid waveform/level of the external 0 interrupt and the input control of INT pin. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 20 Return source and return condition

F	Return source	Return condition	Remarks
_	Port P00–P03 Port P20, P21 Port D2, D3	Return by an external "L" level input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
al wakeup signal	Port P10-P13	Return by an external "H" level or "L" level input, or falling edge ("H"→"L") or rising edge ("L"→"H").	The key-on wakeup function can be selected by one port unit. Select the return level ("L" level or "H" level) and return condition (level or edge) with the register L1 according to the external state before going into the RAM back-up state. Before going into the RAM backup state, set an opposite level of the selected return level (edge) to the port using the key-on wakeup function.
External	INT pin	Return by an external "H" level or "L" level input, or falling edge ("H"→"L") or rising edge ("L"→"H"). When the return level is input, the EXF0 flag is not set.	The key-on wakeup function can be selected by one port unit. Select the return level ("L" level or "H" level) with the register I1 and return condition (level or edge) with the register L1 according to the external state before going into the RAM back-up state.




Fig. 46 State transition




Fig. 47 Set source and clear source of the P flag




Fig. 48 Start condition identified example using the SNZP instruction

Table 21 Key-on wakeup control register

	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A
K03	Port P03 key-on wakeup	0	Key-on wakeup no	t used	
KU3	control bit	1	Key-on wakeup us	sed	
K02	Port P02 key-on wakeup		Key-on wakeup not used		
KU2	control bit	1	Key-on wakeup used		
I/O.	Port P01 key-on wakeup	0	0 Key-on wakeup not used		
KU1	K01 control bit		Key-on wakeup used		
K0°	Port P00 key-on wakeup		Key-on wakeup no	ot used	
control bit		1	Key-on wakeup used		

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A
K13	Port P13 key-on wakeup	0	Key-on wakeup no	ot used	
K13	control bit	1	1 Key-on wakeup used		
1/40	Port P12 key-on wakeup	0	Key-on wakeup not used		
K12	control bit	1	Key-on wakeup us	sed	
174.	Port P11 key-on wakeup	0	Key-on wakeup not used		
K11	K11 control bit		Key-on wakeup used		
1/40	Port P10 key-on wakeup	0 Key-on wakeup not used			
K1 0	control bit	1	Key-on wakeup us	sed	

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W TAK2/TK2A
K23	Port D3 key-on wakeup	0	Key-on wakeup no	ot used	
N23	control bit	1 Key-on wakeup us		sed	
K22	Port D2 key-on wakeup	0	Key-on wakeup not used		
NZ2	control bit	1	Key-on wakeup us	sed	
I/O+	Port P21 key-on wakeup	0	Key-on wakeup not used		
K21	control bit	1	Key-on wakeup us	sed	
K20	Port P20 key-on wakeup	0 Key-on wakeup no		ot used	
N20	control bit	1	Key-on wakeup us	sed	

Key-on wakeup control register L1		at reset : 00002		at RAM back-up : state retained	R/W TAL1/TL1A	
L13	Ports P10–P13 return condition selection	0	Return by level			
L13	bit	1 Return by edge				
1.40	Ports P10-P13 valid waveform/	0	Falling waveform/"L" level			
L12	level selection bit	1	Rising waveform/"H	" level		
L11	INT pin	0	Return by level			
LII	return condition selection bit	1	Return by edge			
1.10	INT pin	0 Key-on wakeup not		used		
L10	key-on wakeup control bit	1	Key-on wakeup use	ed		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

Table 22 Pull-up control register and interrupt control register

	Pull-up control register PU0		reset : 00002	at RAM back-up : state retained	R/W TAPU0/TPU0A
DUIOs	Port P03 pull-up transistor	0	Pull-up transistor (OFF	
PU03	control bit	1	Pull-up transistor (NC	
DUIDO	Port P02 pull-up transistor	0	Pull-up transistor OFF		
PU02	control bit	1	Pull-up transistor (NC	
DUIG	Port P01 pull-up transistor	0	Pull-up transistor OFF		
PU01	control bit	1	Pull-up transistor (NC	
DLIOs	Port P0o pull-up transistor	0 Pull-up transistor O		OFF	
PU00	control bit	1	Pull-up transistor (NC	

	Pull-up control register PU1		reset : 00002	at RAM back-up : state retained	R/W TAPU1/TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor (OFF	
PU13	control bit	1 Pull-up transistor ON			
DUIA	Port P12 pull-up transistor	0	0 Pull-up transistor OFF		
PU12	control bit	1	Pull-up transistor (NC	
DUA	Port P11 pull-up transistor	0	Pull-up transistor OFF		
PU11	control bit	1	Pull-up transistor (NC	
DUIA	Port P10 pull-up transistor	0 Pull-up transistor OFF			
PU10	control bit	1	Pull-up transistor (NC	

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	R/W TAPU2/TPU2A
PU23	Port D ₃ pull-up transistor	0	Pull-up transistor (OFF	
PU23	control bit	1 Pull-up transistor (ON	
PU22	Port D2 pull-up transistor	0	Pull-up transistor OFF		
PU22	control bit	1	Pull-up transistor (ON	
DUG	Port P21 pull-up transistor	0	Pull-up transistor (OFF	
PU21	control bit	1 Pull-up transistor ON		ON	
PU20	Port P20 pull-up transistor	0 Pull-up transistor OFF			
PU20	control bit	1	Pull-up transistor (ON	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- · On-chip oscillator (internal oscillator)
- · Ceramic oscillation circuit
- · RC oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 49 shows the structure of the clock control circuit.

The 4508 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4508 Group.




Fig. 49 Clock control circuit structure

(1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Main clock generating circuit (f(XIN))

The ceramic resonator or RC oscillation can be used for the main clock of this product.

After system is released from reset, the ceramic oscillation is active for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.

Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The execution of the CRCK instruction can be valid only once.

Register MR controls the enable/disable of the oscillation and the selection of the operation source clock.

Also, when the MCU operates only by the on-chip oscillator without using main clock f(XIN), connect XIN pin to Vss and leave XOUT pin open, and do not execute the CRCK instruction (Figure 51).

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT (Figure 52).

Do not execute the CRCK instruction.

Set "0" to bit 0 of register MR after the oscillation stabilizing wait time is generated by software to select the clock generated by the ceramic oscillation circuit for the source oscillation clock.

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 53).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the recommended operating condition of the frequency limits.




Fig. 50 Switch to ceramic oscillation/RC oscillation




Fig. 51 Handling of XIN and XOUT when main clock is not used




Fig. 52 Ceramic resonator external circuit




Fig. 53 External RC circuit

(5) External clock

When the external signal clock is used for the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open (Figure 54). Do not execute the CRCK instruction in program. Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls the selection of operation mode and the operation source clock, and enable/stop of main clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 54 External clock input circuit

(7) Clock control register RG

Register RG controls the on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 23 Clock control register MR

Table 23 C	JOCK CONTROL register WIR					
	Clock control register MR at		reset : 11012	at RAM back-up : 11012	R/W TAMR/TMRA	
		MRз	MR2		Operation mode	
MR3	Operation mode selection bits	0	0	Through mode (free	uency not divided)	
		0	1	Frequency divided by 2 mode		
MR ₂		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided b	oy 8 mode	
MR1	Main clock f(XIN) control bit (Notes 2, 5)	()	Main clock (f(XIN))	oscillation enabled	
IVIIX	Wain clock I(XIII) control bit (Notes 2, 3)	1	l	Main clock (f(XIN)) oscillation stop		
MR ₀	Operation source clock selection bit (Notes 3, 5)	()	Main clock (f(XIN))		
IVINO	Operation source clock selection bit (Notes 3, 5)	1		On-chip oscillator clock (f(RING))		

	Clock control register RG	at reset : 02		at RAM back-up : 02	W TRGA
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled	
KG0	(Note 4)	1	On-chip oscillator (f(RING)) oscillation stop	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: Main clock cannot be stopped when the main clock is selected for the operation source clock.
- 3: The stopped clock cannot be selected for the operation source clock. In order to switch the operation source clock, generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.
- 4: On-chip oscillator cannot be stopped when the on-chip oscillator is selected for the operation source clock.
- 5: When changing the setting of MR1 and MR0 from "00" to "11", make settings in the sequence "00" → "01" → "11". When changing the setting of MR1 and MR0 from "11" to "0", make settings in the sequence "11" → "01" → "00".

QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for this microcomputer.

Table 24 lists the pin description (QzROM writing mode) and Figure 55 shows the pin connections.

Refer to Figure 56 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial programmer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 24 Pin description (QzROM writing mode)

Pin	Name	I/O	Function
VDD	Power source	_	Power supply voltage pin.
Vss	GND	_	• GND pin.
CNVss	VPP input	_	• QzROM programmable power source pin. • VPP input is possible with Vss connected via a resistor of about 5 k Ω .
P20/AIN0	SDA input/output	I/O	QzROM serial data I/O pin.
P21/AIN1	SCLK input	Input	QzROM serial clock input pin.
D3/AIN5	PGM input	Input	QzROM read/program pulse input pin.
RESET	Reset input	Input	Reset input pin. Input "L" level signal.
XIN	Clock input	_	• Either connect an oscillation circuit or connect XIN pin to Vss and leave the
Xout	Clock output	_	Xout pin open.
Do, D1, D2/AIN4, P00/SIN, P01/SOUT, P02/SCK, P03, P10, P11/CNTR1, P12/CNTR0, P13/INT	I/O port	I/O	Input "H" or "L" level signal or leave the pin open.






Fig. 55 Pin connection diagram




Fig. 56 When using programmer of Suisei Electronics System Co., LTD, connection example

DATA REQUIRED FOR QZROM WRITING ORDERS

The following are necessary when ordering a QzROM product shipped after writing:

- 1. QzROM Writing Confirmation Form*
- 2. Mark Specification Form*
- 3. ROM data.....Mask file
- * For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.



LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μF) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/VPP pin as close as possible).

② Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

③ Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

4 Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

⑤ Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

(Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

Multifunction

- The input/output of P0o can be used even when SIN is used. Be careful when using inputs of both SIN and P0o since the input threshold value of SIN pin is different from that of port P0o.
- The input of P01 can be used even when SouT is used.
- The input of P02 can be used even when SCK is used. Be careful when using inputs of both SCK and P02 since the input threshold value of SCK pin is different from that of port P02.
- The input of P11 can be used even when CNTR1 (output) is selected.

The input/output of P11 can be used even when CNTR1 (input) is selected. Be careful when using inputs of both CNTR1 and P11 since the input threshold value of CNTR1 pin is different from that of port P11.

- The input of P12 can be used even when CNTR0 (output) is selected.

The input/output of P12 can be used even when CNTR0 (input) is selected. Be careful when using inputs of both CNTR0 and P12 since the input threshold value of CNTR0 pin is different from that of port P12.

- The input/output of P13 can be used even when INT is used. Be careful when using inputs of both INT and P13 since the input threshold value of INT pin is different from that of port P13.
- The input/output of P20, P21, D2, D3 can be used even when AIN0, AIN1, AIN4 or AIN5 are used.

® Power-on reset (only for H version)

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 $\,\mu s$ or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

9 POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.



10 P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 57⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 57²).

Also, set the NOP instruction for the case when a skip is per-

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 57³).

```
ΙΑ
           ; (XXX02)
TV1A
           ; The SNZ0 instruction is valid ..... ①
LA
           : (1XXX2)
TI1A
           ; Control of INT pin input is changed
NOP
           SNZ0
           ; The SNZ0 instruction is executed
           (EXF0 flag cleared)
NOP
           ...... 3
     X: these bits are not used here.
```

Fig. 57 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the INT pin input is disabled (register I13 = "0"), set the keyon wakeup of INT pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to Figure 58①).

```
LA 0 ; (XXX02)
TI1A ; INT key-on wakeup disabled ...........①
DI
EPOF
POF2 ; RAM back-up

X: these bits are not used here.
```

Fig. 58 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 59^①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 59²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 59³).




Fig. 59 A/D conversion interrupt program example

① Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.

Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

© Timer count source

Stop timer 1 or 2 counting to change its count source.

® Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB, T1R1L, T2AB or T2R2L instruction to write data to timer.

Writing to reload register

In order to write a data to the reload register R1H while the timer 1 is operating, execute the T1HAB instruction except a timing of the timer 1 underflow.

In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 2 underflow.

Prescaler, timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after prescaler and timer operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer, timer operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.




Fig. 60 Timer count start timing and count time when operation starts

PWM signal (PWM1, PWM2)

If the timer 1 count stop timing and the timer 1 underflow timing overlap during output of the PWM1 signal, a hazard may occur in the PWM1 output waveform.

If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM2 signal, a hazard may occur in the PWM2 output waveform.

®Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
- When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state.

Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.

[®]Clock control

When the RC oscillation is used as the main clock f(XIN), execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CRCK instruction can be selected only once. When the CRCK instruction is not executed, the ceramic oscillation is selected for the main clock f(XIN).

Also, when the MCU operates only by the on-chip oscillator without using main clock f(XIN), connect XIN pin to Vss and leave XOUT pin open, and do not execute the CRCK instruction.

In order to switch the operation source clock (f(RING)) or f(XIN)), generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.

Registers RG and MR are initialized when system returns from RAM back-up mode.

However, the selected contents (CRCK instruction execution state) of main clock (f(XIN)) oscillation circuit is retained.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products. Also, when considering the oscillation stabilize wait time for switching clock, be careful that the variable frequency of the on-chip oscillator clock.

® External clock

When the external clock is used for the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Do not execute the CRCK instruction in program.

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition)

Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.



2 Notes for the use of A/D conversion 1

- TALA instruction
 - When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to
 the bit 3 of register Q1, and execute the SNZAD instruction to clear
 the ADF flag.




Fig. 61 External 0 interrupt program example-3

® Notes for the use of A/D conversion 2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 62).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 61. In addition, test the application products sufficiently.




Fig. 62 Analog input external circuit example-1




Fig. 63 Analog input external circuit example-2

[⋬] QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.
- Notes On ROM Code Protect (QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



NOTES ON NOISE

Countermeasures against noise are described below.

The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

1. Shortest wiring length

(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring.

<Reason>

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required.

If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized.

This may cause a program runaway.




Fig. 64 Wiring for the RESET pin

(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

<Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 65 Wiring for clock I/O pins

(3) Wiring to CNVss pin

Connect CNVss pin to a GND pattern at the shortest distance.

The GND pattern is required to be as close as possible to the GND supplied to Vss.

In order to improve the noise reduction, to connect a 5 $k\Omega$ resistor serially to the CNVss pin - GND line may be valid.

As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

<Reason>

The CNVss pin of the QzROM is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.




Fig. 66 Wiring for the CNVss pin of the QzPROM

2. Connection of bypass capacitor across Vss line and VDD line Connect an approximately 0.1 WE bypass capacitor across the Vss

Connect an approximately 0.1 μF bypass capacitor across the VSS line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 67 Bypass capacitor across the Vss line and the VDD line

3. Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

<Reason>

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 68 Analog signal line and a resistor and a capacitor

4. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

<Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

<Reason>

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 69 Wiring for a large current signal line




Fig. 70 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 71 Vss pattern on the underside of an oscillator

5. Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods
- Rewrite data to pull-up control registers at fixed periods.

6. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software. In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

 Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge (Counts \ of \ interrupt \ processing \ executed \ in each \ main \ routine)$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

- <The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig. 72 Watchdog timer by software

CONTROL REGISTERS

	Interrupt control register V1	at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
\/12	V13 Timer 2 interrupt enable bit	0	Interrupt disabled ((SNZT2 instruction is valid)	
V 13		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12	Timer i interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	Not used	0	This bit has no function, but read/write is enabled.		
V 11	Not useu	1			
V10	External 0 interrupt anable hit	0	Interrupt disabled ((SNZ0 instruction is valid)	
V 10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A	
\/2c	Vo- Corial interface interrupt anable hit	0	Interrupt disabled	Interrupt disabled (SNZSI instruction is valid)		
V 23	V23 Serial interface interrupt enable bit		Interrupt enabled (SNZSI instruction is invalid)			
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)			
V Z2	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid)			
\/O.	Not used	0	This bit has no function, but read/write is enabled.			
V21	Not used	1				
\/Oo	V2n Not used	0	This bit has no function, but read/write is enabled.			
V20	Not used	1				

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W TAI1/TI1A
110	INT pin input control bit (Note 2)	0	INT pin input disab	led	
I1 3	in i pin input control bit (note 2)	1	INT pin input enab	led	
l12	Interrupt valid waveform for INT pin/	0	Falling waveform ("L" level of INT pin is recognized wind instruction)/"L" level		th the SNZI0
112	return level selection bit (Note 2)	1	Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level		
l1 ₁	INT pip adge detection circuit control bit	0	One-sided edge detected		
111	INT pin edge detection circuit control bit	1	Both edges detected		
110	INT pin	0	Disabled		
I1 0	timer 1 control enable bit	1	Enabled		

Clock control register MR		at reset : 11012			at RAM back-up : 11012	R/W TAMR/TMRA
MR3	Operation mode selection bits	MRз	MR2		Operation mode	
		0	0	Through mode (frequency not divided)		
MR2		0	1	Frequency divided by 2 mode		
		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR1	Main clock f(XIN) control bit (Note 3)	0		Main clock (f(XIN)) oscillation enabled		
		1		Main clock (f(XIN)) oscillation stop		
MR0	Operation source clock selection bit (Note 4)	0		Main clock (f(XIN))		
				On-chip oscillator clock (f(RING))		

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA
RG0	On-chip oscillator (f(RING)) control bit (Note 5)	0	On-chip oscillator (f(RING)) oscillation enabled		
		1	On-chip oscillator (f(RING)) oscillation stop		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.
- ${\bf 3:}\ Main\ clock\ cannot\ be\ stopped\ when\ the\ main\ clock\ is\ selected\ for\ the\ operation\ source\ clock.$
- 4: The stopped clock cannot be selected for the operation source clock. In order to switch the operation source clock, generate the oscillation stabilizing wait time by software first and set the oscillation of the destination clock to be enabled.
- 5: On-chip oscillator cannot be stopped when the on-chip oscillator is selected for the operation source clock.



	Timer control register PA		at reset : 02	at RAM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	1 Tescalet Control bit	1	Operating		

	Timer control register W1	at ı		reset : 00002	at RAM back-up : 00002	R/W TAW1/TW1A
W13	PWM1 function control bit			PWM1 function inv	alid	
VVIS	1 WWT function control bit			PWM1 function val	id	
W12	Timer 1 control bit	0		Stop (state retained)		
VV 12	Timer i control bit	1		Operating		
		W11	W10		Count source	
W11		0	0	PWM2 signal		
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W10		1	0	CNTR1 input		
		1	1	On-chip oscillator of	clock (f(RING))	

	Timer control register W2	at re		reset : 00002	at RAM back-up : 00002	R/W TAW2/TW2A	
W23	PWM2 function control bit	0 1		0 PWM2 function invalid			
VV23	F WWW TURNSTON			PWM2 function va	lid		
W22	Timer 2 control bit	(Stop (state retained	op (state retained)		
V V Z Z	Timer 2 control bit	1		Operating			
		W21	W20		Count source		
W21		0	0	Timer 1 underflow	signal (T1UDF)		
	Timer 2 count source selection bits		1	Prescaler output (ORCLK)			
W20	W20		0	CNTR0 input			
		1	1	System clock (STC	K)		

	Timer control register W5	at	reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	P1a/CNTP0 pin function solection bit	0	P12 (I/O) / CNTR0	(input)	•
VV33	W53 P12/CNTR0 pin function selection bit		P12 (input) /CNTR	0 (I/O)	
W52	Timer 1 count auto-stop circuit	0	Count auto-stop ci	rcuit not selected	
VV 32	selection bit (Note 2)	1	Count auto-stop ci	rcuit selected	
W51	Timer 1 count start synchronous circuit	0	Count start synchro	ynchronous circuit not selected	
VVJI	selection bit (Note 3)	1	Count start synchro	onous circuit selected	
W50	WEG CALEDO win invest a control described by	0	Falling edge		
VV30	W50 CNTR0 pin input count edge selection bit		Rising edge		

	Timer control register W6 at a		reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A
W63	P11/CNTR1 pin function selection bit	0	P11 (I/O) / CNTR1	(input)	
VV03	F11/GNTK1 pill fullction selection bit	1	P11 (input) /CNTR	1 (I/O)	
W62	CNTR 1 pin output auto-control circuit	0	Output auto-contro	l circuit not selected	
VV02	selection bit	1	Output auto-contro	ol circuit selected	
W61	Timer 2	0	INT pin input perior	d count circuit not selected	
VVOI	INT pin input period count circuit selection bit	1	INT pin input period	d count circuit selected	
W60	CNTP1 pip input count adds coloction bit	0	Falling edge		
V V O O	CNTR1 pin input count edge selection bit	1	Rising edge		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} This function is valid only when the INT pin/timer 1 control is enabled (I10="1") and the timer 1 count start synchronous circuit is selected (W51="1").

^{3:} This function is valid only when the INT pin/timer 1 control is enabled (I10="1").

A/D control register Q1			at reset : 00002			at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	A/D operation mode selection bit	0		0 A/D conversion mode			
Q13	A/D operation mode selection bit	1	1	Cor	nparator mode	,	
		Q12	Q11	Q10		Selected pins	
Q12		0	0	0	AIN0		
		0	0	1	AIN1		
		0	1	0	Not available		
Q11	Analog input pin selection bits	0	1	1	Not available		
		1	0	0	AIN4		
		1	0	1	AIN5		
Q10		1	1	0	Not available		
		1	1	1	Not available		

	Serial interface control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A
		J13	J12		Synchronous clock	
J1 3	Serial interface synchronous clock selection bits	0	0	Instruction clock (IN	NSTCK) divided by 8	
		0	1	Instruction clock (IN	NSTCK) divided by 4	
J12		1	0	Instruction clock (INSTCK) divided by 2		
		1	1	External clock (Sck input)		
		J11	J1 0		Port function	
J11		0	0	P00, P01, P02 selec	cted/SIN, SOUT, SCK not selected	
	Serial interface port function selection bits	0	1	P00, Sout, Scк sel	ected/SIN, P01, P02 not selected	
J1 0	,	1	0	SIN, P01, SCK selec	cted/P00, SOUT, P02 not selected	
		1	1	SIN, SOUT, SCK sele	ected/P00, P01, P02 not selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A
K03	Port P03 key-on wakeup	0	Key-on wakeup no	nt used	
K03	control bit	1	Key-on wakeup us	ed	
K02	Port P02 key-on wakeup	0 Key-on wakeup no		not used	
K02	control bit	1	Key-on wakeup us	used	
K01	Port P01 key-on wakeup	0	Key-on wakeup no	not used	
KU1	control bit	1	Key-on wakeup us	ed	
K00	Port P00 key-on wakeup	0	Key-on wakeup no	ot used	
K00	control bit	1	Key-on wakeup us	ed	

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A
K13	Port P13 key-on wakeup	0	Key-on wakeup no	ot used	
K 13	control bit	1	Key-on wakeup us	sed	
1/40	Port P12 key-on wakeup	0 Key-on wakeup no		not used	
K12	control bit	1	Key-on wakeup us	used	
1/4 /	Port P11 key-on wakeup	0	Key-on wakeup no	not used	
K11	control bit	1	Key-on wakeup us	sed	
V40	Port P1 ₀ key-on wakeup	0	Key-on wakeup no	ot used	
K1 0	control bit	1	Key-on wakeup us	sed	

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W TAK2/TK2A	
K23	Port D ₃ key-on wakeup	0	Key-on wakeup no	ot used		
N23	control bit	1	Key-on wakeup us	sed		
K22	Port D2 key-on wakeup	0 Key-on wakeup no		not used		
NZ2	control bit	1	Key-on wakeup us	used		
K21	Port P21 key-on wakeup	0	Key-on wakeup no	not used		
NZ1	control bit	1	Key-on wakeup us	sed		
K20	Port P20 key-on wakeup	0 Key-on wakeup no		ot used		
K20	control bit	1	Key-on wakeup us	sed		

	Key-on wakeup control register L1		reset : 00002	at RAM back-up : state retained	R/W TAL1/TL1A
1.40	Ports P10–P13 return condition selection	0	Return by level		
L13	bit	1	Return by edge		
L12	Ports P10-P13 valid waveform/	0	Falling waveform/"L	_" level	
L12	level selection bit	1	Rising waveform/"H	ł" level	
144	INT pin	0	Return by level		
L11	return condition selection bit	1	Return by edge		
1.10	INT pin	0	Key-on wakeup not	used	
L10	key-on wakeup control bit	1	Key-on wakeup use	ed	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/TPU0A
DLIO	Port P03 pull-up transistor	0	Pull-up transistor (OFF	
PU03	control bit	1	Pull-up transistor (NC	
DUIG	Port P02 pull-up transistor	0 Pull-up transistor 0		r OFF	
PU02	control bit	1	Pull-up transistor (r ON	
DUO	Port P01 pull-up transistor	0	Pull-up transistor (OFF	
PU01	control bit	1	Pull-up transistor (NC	
DUIG	Port P00 pull-up transistor	0	Pull-up transistor (OFF	
PU00	control bit	1	Pull-up transistor (NC	

	Pull-up control register PU1	at reset : 00002		at reset : 00002 at RAM back-up : state retained TA			
DUIA	Port P13 pull-up transistor	0	Pull-up transistor (OFF			
PU13	control bit	1	Pull-up transistor (NC			
PU12	Port P12 pull-up transistor	0 Pull-up transistor OFF					
PU12	control bit	1	Pull-up transistor (ON			
DUA	Port P11 pull-up transistor	0	Pull-up transistor OFF				
PU11	control bit	1	Pull-up transistor ON				
DUMA	Port P10 pull-up transistor	0 Pull-up transistor OFF					
PU10	control bit	1	Pull-up transistor (ON			

	Pull-up control register PU2	at reset : 00002		at RAM back-up : state retained	R/W TAPU2/TPU2A	
PU23	Port D3 pull-up transistor	0	Pull-up transistor	OFF		
PU23	control bit	1	Pull-up transistor	NC		
DUIDo	Port D2 pull-up transistor	0 Pull-up transistor OFF		OFF		
PU22	control bit	1	Pull-up transistor	ON		
DUID	Port P21 pull-up transistor	0	Pull-up transistor	OFF		
PU21	control bit	1 Pull-up transistor ON				
DUIDo	Port P20 pull-up transistor	0 Pull-up transistor OFF		OFF		
PU20	control bit	1	Pull-up transistor	NC		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

Por	t output structure control register FR0	at reset : 00002		at RAM back-up : state retained	W TFR0A		
ED00	FR03 Port P03 output structure selection bit 0 N-channel open 1 CMOS output		N-channel open-di	rain output			
FR03			CMOS output				
ED0s	FD0		0 N-channel open-drain output				
FR02	Port P02 output structure selection bit	1	CMOS output				
FR01	Dant DO. autout atmost us a aleation bit	0	N-channel open-di	rain output			
FRU1	Port P01 output structure selection bit	1	CMOS output				
ED0s	FR00 Port P00 output structure selection bit		N-channel open-drain output				
FRU0			CMOS output				

Por	t output structure control register FR1	at reset : 00002		at RAM back-up : state retained	W TFR1A			
ED4°	Deut D4s systems atmost up a alastica hit	0 N-channel open-drai		rain output				
FR13	FR13 Port P13 output structure selection bit		CMOS output					
ED4a			N-channel open-drain output					
FR12	Port P12 output structure selection bit	1	CMOS output					
FR11	Deat D4 : autout atmost use a leating bit	0	N-channel open-d	rain output				
FK11	Port P11 output structure selection bit	1	CMOS output					
ED4°	FR10 Port P10 output structure selection bit		N-channel open-drain output					
FK10			CMOS output					

Por	t output structure control register FR2	at reset : 00002		at RAM back-up : state retained	W TFR2A			
FR23 Not used		0	This hit has no form	ation but no addunite in combled				
FR23	FR23 Not used 1	1	This bit has no function, but read/write is enabled.					
FR22	EDO: Not word	0						
FR22	Not used	1	This bit has no function, but read/write is enabled.					
FR21	Don't DOtout atmost an action hit	0	N-channel open-drain output					
FR21	Port P21 output structure selection bit	ort P21 output structure selection bit 1 CMOS output		CMOS output				
FR20	500 5 100 1 1 1 1 1 1 0		N-channel open-drain output					
FK20	Port P20 output structure selection bit	1	CMOS output					

Por	t output structure control register FR3	at reset : 00002		at RAM back-up : state retained	W TFR3A				
500 0 10 11 11		0	N-channel open-d	rain output					
FK33	FR33 Port D3 output structure selection bit		CMOS output						
FR32	FD0		N-channel open-drain output						
FR32	Port D2 output structure selection bit	1	CMOS output	CMOS output					
ED2.	Dant De codrect atmostore calcution hit	0	N-channel open-d	rain output					
FR31	Port D1 output structure selection bit	1	CMOS output						
FR30	5D0 D . D		N-channel open-drain output						
FR30	Port Do output structure selection bit	1	CMOS output						

Notes 1: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	RPS	Prescaler reload register (8 bits)
В	Register B (4 bits)	R1L	Timer 1 reload register (8 bits)
DR	Register D (3 bits)	R1H	Timer 1 reload register (8 bits)
E	Register E (8 bits)	R2L	Timer 2 reload register (8 bits)
Q1	A/D control register Q1 (4 bits)	R2H	Timer 2 reload register (8 bits)
V1	Interrupt control register V1 (4 bits)	PS	Prescaler
V2	Interrupt control register V2 (4 bits)	T1	Timer 1
l1	Interrupt control register I1 (4 bits)	T2	Timer 2
W1	Timer control register W1 (4 bits)	T1F	Timer 1 interrupt request flag
W2	Timer control register W2 (4 bits)	T2F	Timer 2 interrupt request flag
W5	Timer control register W5 (4 bits)	WDF1	Watchdog timer flag
W6	Timer control register W6 (4 bits)	WEF	Watchdog timer enable flag
FR0	Port output structure control register FR0 (4 bits)	INTE	Interrupt enable flag
FR1	Port output structure control register FR1 (4 bits)	EXF0	External 0 interrupt request flag
FR2	Port output structure control register FR2 (4 bits)	Р	Power down flag
FR3	Port output structure control register FR3 (4 bits)	ADF	A/D conversion completion flag
J1	Serial interface control register J1 (4 bits)	SIOF	Serial interface transmit/receive completion flag
MR	Clock control register MR (4 bits)		
K0	Key-on wakeup control register K0 (4 bits)	D	Port D (4 bits)
K1	Key-on wakeup control register K1 (4 bits)	P0	Port P0 (4 bits)
K2	Key-on wakeup control register K2 (4 bits)	P1	Port P1 (4 bits)
L1	Key-on wakeup control register L1 (4 bits)	P2	Port P2 (2 bits)
PU0	Pull-up control register PU0 (4 bits)	-	(2 5.16)
PU1	Pull-up control register PU1 (4 bits)	x	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	y	Hexadecimal variable
X	Register X (4 bits)	z	Hexadecimal variable
Υ	Register Y (4 bits)	p	Hexadecimal variable
Z	Register Z (2 bits)	n P	Hexadecimal constant
DP	Data pointer (10 bits)	[;	Hexadecimal constant
Di	(It consists of registers X, Y, and Z)	;	Hexadecimal constant
PC	Program counter (14 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
гс РСн	High-order 7 bits of program counter	ASAZATAU	(same for others)
PCL	Low-order 7 bits of program counter		(Same for others)
SK	Stack register (14 bits X 8)		Direction of data mayament
SP	,	←	Direction of data movement
	Stack pointer (3 bits)	$\stackrel{\leftrightarrow}{\sim}$	Data exchange between a register and memory
CY	Carry flag	(,)	Decision of state shown before "?"
		()	Contents of registers and memories
			Negate, Flag unchanged after executing instruction
		M(DP)	RAM address pointed by the data pointer
		a	Label indicating address a6 a5 a4 a3 a2 a1 a0
		p, a	Label indicating address as as a4 a3 a2 a1 a0
			in page p6 p5 p4 p3 p2 p1 p0
		C	Hex. C + Hex. number x (also same for others)
		+	
		Х	

Note: The 4508 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	G	roup- ing	Mnemonic	Function
	TAB	(A) ← (B)			XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$
	TAX	$(B) \leftarrow (A)$		ster traı		j = 0 to 15 (Y) \leftarrow (Y) + 1
	TAY TYA	$(A) \leftarrow (Y)$ $(Y) \leftarrow (A)$		RAM to register transfer	TMA j	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$
	TEAB	(E7–E4) ← (B)		RAN		j = 0 to 15
ansfer		(E3–E0) ← (A)			LA n	$(A) \leftarrow n$ n = 0 to 15
Register to register transfer	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$			ТАВР р	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
ister to r	TDA	$(DR2-DR0) \leftarrow (A2-A0)$				$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$
Reg	TAD	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $				(UPTF) = 1, (DR1, DR0) \leftarrow (ROM(PC))9, 8 (DR2) \leftarrow 0
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$				$ (B) \leftarrow (ROM(PC))7-4 $ $ (A) \leftarrow (ROM(PC))3-0 $
	TAX	$(A) \leftarrow (X)$				$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$		u	AM	$(A) \leftarrow (A) + (M(DP))$
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$		operatio	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
RAM addresses	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$		Arithmetic operation	A n	$ (A) \leftarrow (A) + n $ $ n = 0 \text{ to } 15 $
RAM a	INY	(Y) ← (Y) + 1			AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	DEY	(Y) ← (Y) − 1			OR	$(A) \leftarrow (A) OR (M(DP))$
	ТАМ ј	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $i = 0 \text{ to } 1F$			SC	(CY) ← 1
ransfer	XAM j	j = 0 to 15 $(A) \leftarrow \rightarrow (M(DP))$			RC SZC	$(CY) \leftarrow 0$ $(CY) = 0 ?$
RAM to register transfer	,	$(X) \leftarrow (X) = (X) $			CMA	$(A) \leftarrow (\overline{A})$
RAM to	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$			RAR	CY A3A2A1A0
Note: p is	<u> </u>					

Note: p is 0 to 31.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
	SB j	(Mj(DP)) ← 1		DI	(INTE) ← 0
Bit operation	RB j	j = 0 to 3 $(Mj(DP)) \leftarrow 0$ j = 0 to 3		EI SNZ0	(INTE) ← 1 V10 = 0: (EXF0) = 1 ? (EXF0) ← 0
ä	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	ے	SNZI0	V10 = 1: SNZ0 = NOP I12 = 0 : (INT) = "L" ?
arison ation	SEAM	(A) = (M(DP))?	Interrupt operation		I12 = 1 : (INT) = "H" ?
Comparison operation	SEA n	(A) = n ? n = 0 to 15	errupt o		$(A) \leftarrow (V1)$
	Ва	(PCL) ← a6-a0	<u> </u> <u>u</u>		$(V1) \leftarrow (A)$
Branch operation	BL p, a	(PCH) ← p (Note)			$(A) \leftarrow (V2)$ $(V2) \leftarrow (A)$
inch op	DI A -	(PCL) ← a6–a0		TAI1	$(A) \leftarrow (I1)$
Bra	BLA p	$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$		TI1A	(I1) ← (A)
	ВМ а	(SP) ← (SP) + 1 (SK(SP)) ← (PC)		TPAA	(PA) ← (A)
		(PCH) ← 2 (PCL) ← a6-a0		TAW1	(A) ← (W1)
eration	BML p, a	(SP) ← (SP) + 1		TW1A	(W1) ← (A)
Subroutine operation		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$		TAW2	(A) ← (W2)
Subrou	BMLA p	$(PCL) \leftarrow a6-a0$ $(SP) \leftarrow (SP) + 1$			(W2) ← (A)
	DIVILA P	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$	ion		(A) ← (W5)
		(PCL) ← (DR2–DR0, A3–A0)	Timer operation		$(W5) \leftarrow (A)$ $(A) \leftarrow (W6)$
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Timer	TW6A	(W6) ← (A)
	RT	(PC) ← (SK(SP)) (SP) ← (SP) – 1		TABPS	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$		TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$
			1 1	1	(B) ← (T17–T14)

Note: p is 0 to 31.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
	T1AB	$(R1L7-R1L4) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R1L3-R4L3) \leftarrow (A)$		SZD	(D(Y)) = 0 ? (Y) = 0 to 3
		$ (R1L3-R1L0) \leftarrow (A) $ $ (T13-T10) \leftarrow (A) $		TFR0A	(FR0) ← (A)
	Т1НАВ	(R1H7–R1H4) ← (B) (R1H3–R1H0) ← (A)		TFR1A	(FR1) ← (A)
	TAB2	(B) ← (T27–T24)		TFR2A	(FR2) ← (A)
		(A) ← (T23–T20)		TFR3A	(FR3) ← (A)
ے	T2AB	$ (R2L7-R2L4) \leftarrow (B) $ $ (T27-T24) \leftarrow (B) $		TK0A	$(K0) \leftarrow (A)$
Timer operation		$(R2L_3-R2L_0) \leftarrow (A)$ $(T23-T2_0) \leftarrow (A)$		TAK0	$(A) \leftarrow (K0)$
imer o	Т2НАВ	$(R2H7-R2H4) \leftarrow (B)$	uo	TK1A	$(K1) \leftarrow (A)$
	T1R1L	(R2H3-R2H0) ← (A) (T17-T10) ← (R1L7-R1L0)	operati	TAK1 TK2A	$(A) \leftarrow (K1)$ $(K2) \leftarrow (A)$
	T2R2L	$(T27-T20) \leftarrow (R2L7-R2L0)$	Input/Output operation	TAK2	$(A) \leftarrow (K2)$
	SNZT1	V12 = 0: (T1F) = 1 ?	Input/	TPU0A	(PU0) ← (A)
		$(T1F) \leftarrow 0$ $V12 = 1: SNZT1 = NOP$		TAPU0	(A) ← (PU0)
	SNZT2	V13 = 0: (T2F) = 1 ?		TPU1A	(PU1) ← (A)
		$(T2F) \leftarrow 0$ V13 = 1: SNZT2 = NOP		TAPU1	(A) ← (PU1)
	IAP0	(A) ← (P0)		TPU2A	(PU2) ← (A)
	OP0A	(P0) ← (A)		TAPU2	(A) ← (PU2)
	IAP1	(A) ← (P1)		TL1A	$(L1) \leftarrow (A)$
ation	OP1A	(P1) ← (A)		TAL1	(A) ← (L1)
Input/Output operation	IAP2	$(A_1, A_0) \leftarrow (P_{21}, P_{20})$ $(A_3, A_2) \leftarrow 0$			
ut/Outp	OP2A	(P21, P20) ← (A1, A0)			
dul	CLD	(D) ← 1			
	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 3			
	SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 3			

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
- O	TABSI	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$		NOP	(PC) ← (PC) + 1
	TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$		POF	RAM back-up
ration	SST	(SIOF) ← 0		EPOF	POF instruction valid
edo eo		Serial interface transmit/receive starting		SNZP	(P) = 1 ?
Serial interface operation	SNZSI	V23=0: (SIOF)=1? (SIOF) ← 0 V23 = 1: SNZSI = NOP	tion	DWDT	Stop of watchdog timer function enabled
Ser	TAJ1	(A) ← (J1)	Other operation	WRST	(WDF1) = 1 ?, (WDF1) ← 0
	TJ1A	(J1) ← (A)		SRST	System reset
Ē	CRCK	RC oscillator selected		RUPT	(UPTF) ← 0
peratio	TRGA	$(RG0) \leftarrow (A0)$		SUPT	(UPTF) ← 1
Clock operation	TAMR	$(A) \leftarrow (MR)$		SVDE**	Voltage drop detection circuit valid at RAM back-
U	TMRA	$(MR) \leftarrow (A)$			up
	TABAD	Q13 = 0, (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1, (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)			
	TALA	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$			
on operation	TADAB	Q13 = 1 : $(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$ Q13 = 0 : TABAD = NOP			
A/D conversion	TAQ1	(A) ← (Q1)			
A/D o	TQ1A	(Q1) ← (A)			
	ADST	(ADF) ← 0 Q13 = 0 : A/D conversion starting Q13 = 1 : Comparator operation starting			
	SNZAD	V22 = 0: (ADF) = 1 ? (ADF) ← 0 V22 = 1: SNZAD = NOP			
		tion can be used only in the H version			

Note: The SVDE instruction can be used only in the H version.

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

	and accumulator)		I	1		
Instruction code	D9 D0 0 0 1 1 0 n n n n 0 0 6 n 46	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0	1	1	_	Overflow = 0	
Operation:	(A) ← (A) + n	Grouping:	Arithmetic	operation		
	n = 0 to 15	Description	: Adds the	value n in	the immediate field t	
			register A,	and stores	s a result in register A	
			The contents	s of carry fla	g CY remains unchange	
			Skips the i	next instru	ction when there is n	
			overflow as	s the resul	t of operation.	
			Executes t	he next in:	struction when there i	
			overflow as	s the resul	t of operation.	
ADST (A/D	conversion STart)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 1 1 1 2 2 9 F 1 ₆	words 1	cycles 1	_		
		'	'			
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve			
	Q13 = 0: A/D conversion starting	Description			onversion completion	
	Q13 = 1: Comparator operation starting		-		conversion at the A/I	
	(Q13: bit 3 of A/D control register Q1)				13 = 0) or the compara	
			= 1) is star		comparator mode (Q1	
			= 1) 15 Stat	ieu.		
AM (Add o	equalitates and Mamoru)					
Instruction	ccumulator and Memory) D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	16	1	1	_	-	
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation		
		Description			of M(DP) to register A	
		Stores the result in register A. The content				
			of carry fla	g CY rema	ains unchanged.	
AMC (Add	accumulator, Memory and Carry)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles		<u> </u>	
	16	1	1	0/1	_	
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation		
•	(CY) ← Carry	Description			f M(DP) and carry fla	
			_		res the result in regis	
			ter A and c	arry flag C	Y.	
		1				

AND (logic	al AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8 16	words	cycles		
	10	1	1	_	_
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	operation	
operation.	(1) \ (1) \ (1) (1) (1)	Description	: Takes the	AND opera	ation between the con-
				-	and the contents of e result in register A.
B a (Branc	h to address a)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a	words	cycles		
		1	1	_	_
Operation:	(PCL) ← a6 to a0	Grouping:	Branch ope		
		Description			: Branches to address
		Note:	a in the ide Specify the including the	e branch a	ddress within the page
	ranch Long to address a in page p)	Newskarat	Northern	FI 01/	Olin and diving
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1 1 1 1 94 93 92 91 90 2 0 1 1 1	2	2	_	-
	1 0 0 a6 a5 a4 a3 a2 a1 a0 ₂ 2 a a a ₁₆	Grouping:	Branch ope	l leration	
Operation:	(PCH) ← p	Description			: Branches to address
Operation.	$(PCL) \leftarrow a6 \text{ to } a0$	Note:	a in page p p is 0 to 31).	
BLA p (Bra	anch Long to address (D) + (A) in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 2 0 1 0	words	cycles		•
		2	2	_	_
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆	Grouping:	Branch ope		
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Description Note:		DR ₀ A ₃ A ₃ and A in p	: Branches to address 2 A1 A0)2 specified by page p.

<u>`</u>	nch and Mark to address a in page 2)	1		, ,	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a a a	words	cycles		
		1	1	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	ation
•	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls t
	(PCH) ← 2		subroutine	at address	s a in page 2.
	(PCL) ← a6–a0	Note:	Subroutine	e extendin	ig from page 2 to a
			other page	can also	be called with the E
			instruction	when it sta	arts on page 2.
			Be careful	not to over	the stack because
			maximum I	evel of sub	routine nesting is 8.
BML p, a (Branch and Mark Long to address a in page p)				
nstruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 c p 16	words	cycles		•
	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 +p p 16	2	2	_	_
	1 0 0 a6 a5 a4 a3 a2 a1 a0 ₂ 2 a a ₁₆				
		Grouping:	Subroutine		
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine
	$(SK(SP)) \leftarrow (PC)$	Nata	address a		
	$(PCH) \leftarrow p$	Note:	p is 0 to 31		the steel because
	(PCL) ← a6-a0				the stack because routine nesting is 8.
			maximami	evel of Sub	routine nesting is o.
			maximam	evel of Sub	Toutine nesting is 6.
			maximam	evel of Sub	Toutine nesting is 6.
	eranch and Mark Long to address (D) + (A) in page	Υ΄			
Instruction	Franch and Mark Long to address (D) + (A) in page	Number of	Number of	Flag CY	Skip condition
Instruction		Number of words	Number of cycles	Flag CY	-
Instruction	D9 D0 D0 0 0 1 1 0 0 0 0 2 0 3 0 16	Number of	Number of		-
nstruction	D9 D0 D0 0 1 1 0 0 0 0 0 3 0	Number of words	Number of cycles	Flag CY	Skip condition
Instruction code	D9 D0 D0	Number of words 2 Grouping:	Number of cycles 2 Subroutine	Flag CY - call opera	Skip condition
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles 2 Subroutine: Call the su	Flag CY - call opera	Skip condition - tion Calls the subroutine
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping:	Number of cycles 2 Subroutine : Call the su address (D	Flag CY - call opera broutine: R2 DR1 Di	Skip condition – ation
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping:	Number of cycles 2 Subroutine : Call the su address (D	Flag CY - call opera broutine: R2 DR1 Di isters D ar	Skip condition - ution Calls the subroutine R0 A3 A2 A1 A0)2 spe
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping: Description	Number of cycles 2 Subroutine : Call the su address (E fied by reg p is 0 to 31	Flag CY - call opera broutine: PR2 DR1 Di isters D ar	Skip condition - Intion Calls the subroutine R0 A3 A2 A1 A0)2 special A in page p.
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping: Description	Number of cycles 2 Subroutine : Call the su address (E fied by reg p is 0 to 31 Be careful	Flag CY	Skip condition - Intion Calls the subroutine R0 A3 A2 A1 A0)2 special A in page p.
nstruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping: Description	Number of cycles 2 Subroutine : Call the su address (E fied by reg p is 0 to 31 Be careful	Flag CY	Skip condition - Intion Calls the subroutine R0 A3 A2 A1 A0)2 spectod A in page p.
Instruction code Operation:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping: Description	Number of cycles 2 Subroutine : Call the su address (E fied by reg p is 0 to 31 Be careful	Flag CY	Skip condition - Intion Calls the subroutine R0 A3 A2 A1 A0)2 spectod A in page p.
Instruction code Operation:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 2 Grouping: Description	Number of cycles 2 Subroutine : Call the su address (E fied by reg p is 0 to 31 Be careful	Flag CY	Skip condition - Intion Calls the subroutine R0 A3 A2 A1 A0)2 spectod A in page p.
Operation:	D9 D0 0 0 0 0 1 1 0 0 0 0 2 0 3 0 16 1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p 16 (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2-DR0, A3-A0)	Number of words 2 Grouping: Description Note:	Number of cycles 2 Subroutine : Call the su address (D fied by reg p is 0 to 31 Be careful maximum I	Flag CY - call operators broutine: PR2 DR1 Dristers D and to over evel of sub	Skip condition - Intion Calls the subroutine Ro A3 A2 A1 A0)2 spect and A in page p. The stack because routine nesting is 8.
nstruction code Operation: CLD (CLeanstruction	D9 D0 0 0 0 0 1 1 0 0 0 0 0 2 0 3 0 16 1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p 16 (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2-DR0, A3-A0)	Number of words 2 Grouping: Description Note:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I	Flag CY - call operators broutine: PR2 DR1 Dristers D and to over evel of sub	Skip condition - Intion Calls the subroutine Ro A3 A2 A1 A0)2 spectod A in page p. The stack because to routine nesting is 8.
Operation: CLD (CLeanstruction code	D9	Number of words 2 Grouping: Description Note: Number of words 1	Number of cycles 2 Subroutine : Call the su address (D fied by reg p is 0 to 31 Be careful maximum I Number of cycles 1	Flag CY - call operation broutine: PR2 DR1 Dr isters D ar . not to over evel of sub	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because to routine nesting is 8. Skip condition -
Operation: CLD (CLea	D9 D0 0 0 0 0 1 1 0 0 0 0 2 0 3 0 16 1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p 16 (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2-DR0, A3-A0)	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because to routine nesting is 8. Skip condition -
Operation: CLD (CLea	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (D fied by reg p is 0 to 31 Be careful maximum I Number of cycles 1	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because routine nesting is 8. Skip condition
	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because routine nesting is 8. Skip condition
Operation: CLD (CLea	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spect ad A in page p. The stack because routine nesting is 8. Skip condition -
Instruction code Operation: CLD (CLea Instruction code	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because routine nesting is 8. Skip condition -
Operation: CLD (CLea	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because to routine nesting is 8. Skip condition -
Operation: CLD (CLea	D9	Number of words 2 Grouping: Description Note: Number of words 1 Grouping:	Number of cycles 2 Subroutine : Call the su address (Died by reg p is 0 to 31 Be careful maximum I Number of cycles 1 Input/Outp	Flag CY - call operation broutine: PR2 DR1 DI isters D ar . not to over evel of sub Flag CY - ut operation	Skip condition - ation Calls the subroutine Ro A3 A2 A1 A0)2 spend A in page p. The stack because routine nesting is 8. Skip condition

CMA (CoN	•	OI A	Journ	uiai	01)									1	T	1	
Instruction code	D9	0 (0 0	1	4	4	0	D ₀	Γ		1]	Number of words	Number of cycles	Flag CY	Skip condition
		0 (0 0	1	1	1	U	0	2	0	1	С	16	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	<u>7</u>												Grouping:	Arithmetic	operation	
	()	,												Description	: Stores the	e one's co	mplement for registe
															A's conten	ts in regist	er A.
CRCK (Clo	ock selec	t: Rc	osci	llatio	on C	loc	K)										
Instruction	D9							D ₀	Г	_	_	_]	Number of words	Number of cycles	Flag CY	Skip condition
oode	1 0	1 (0 0	1	1	0	1	1	2 L	2	9	В	16	1	1	-	
Operation:	RC oscil	lation	circuit	sele	cted									Grouping:	Other oper	ration	
														Description	: Selects th clock f(XIN		lation circuit for mai
DEY (DEcr	D 9							D ₀					1	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0 (0 0	1	0	1	1	1	2	0	1	7	16	1	1	_	(Y) = 15
Operation:	(Y) ← (Y	 ') – 1												Grouping:	RAM addr	esses	
		,												Description			contents of register Y
															tents of reg	gister Y is [.] . When the	action, when the con 15, the next instruction contents of register \ truction is executed.
DI (Disable	•	rt)						_						I		ov.	
Instruction	D9			1				D ₀	Г				1	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0 (0 0	0	0	1	0	0	2	0	0	4	16	1	1	_	_
Operation:	(INTE) ←	- 0												Grouping: Description Note:	disables the Interrupt is	to interrupt ne interrupt s disabled l	enable flag INTE, and

	sable WatchDog Timer)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 1 0 0 2 9 C	words	cycles		
	16	1	1	-	_
Operation:	Stop of watchdog timer function enabled	Grouping:	Other oper	ation	
Operation	otop or materials and tanonon or aziou	Description	: Stops the	watchdog	timer function by the
			WRST in: DWDT inst		after executing the
El (Enable	Interrupt)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 0 1 2 0 0 5	1	1	-	_
Operation:	(INTE) ← 1	Grouping:	Interrupt co	ontrol oper	ation
O P O I O O O O O O O O O O	(Description			enable flag INTE, and
		Note:		enabled b	by executing the EI ining 1 machine cycle.
EPOF (Ena	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
0	DOE 's street's a seel'd	Grouping:	Other oper	ation	
Operation:	POF instruction valid	Description			e after POF instruction
IAPO (Innu	t Accumulator from port P0)	·		ecuting the	EPOF instruction.
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 0 0 2 6 0	words	cycles	J	
	16	1	1	_	_
Operation:	(A) ← (P0)	Grouping: Description	Input/Outp : Transfers t	•	n port P0 to register A.

IAP1 (Inpu	t Accumulator from port P1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 0 1 1 2	words 1	cycles 1	_	
		'	ı	_	-
Operation:	(A) ← (P1)	Grouping:	Input/Outp		
		Description.	. Hansioio	ine input of	port P1 to register A.
IAP2 (Inpu	t Accumulator from port P2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 0 2 2 6 2	words	cycles		·
		1	1	_	
Operation:	$(A1,A0) \leftarrow (P21,P20)$	Grouping:	Input/Outp		n port P2 to the low-or
	$(A3, A2) \leftarrow 0$	Note:	der 2 bits (After this	A1, A0) of i	•
<u>`</u>	ment register Y)			FI 01/	01: 1:::
Instruction code	D9 D0 0 0 0 1 0 0 1 1 0 0 1 3 4c	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 0
Operation:	(Y) ← (Y) + 1	Grouping:	RAM addre	esses	
		Description	sult of ac register Y skipped. W	Idition, w ' is 0, the Ihen the co	s of register Y. As a re- hen the contents of enext instruction is ontents of register Y is ction is executed.
	d n in Accumulator)		T	1 1	
Instruction code	D9 D0 0 0 1 1 1 1 n n n n 0 7 n	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	Continuous description
Operation:	$ (A) \leftarrow n $ $ n = 0 \text{ to } 15 $	Grouping: Description	register A. When the coded and struction	value n in LA instruction executed is executed.	the immediate field to tions are continuously I, only the first LA in uted and other LA d continuously are

LXY x, y (L	oad register X and Y with x and y)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	1	1	_	Continuous description	
Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addr	esses	docentration.	
	$(Y) \leftarrow y \ y = 0 \text{ to } 15$				the immediate field	
			register X,	and the va	alue y in the immedia	
			field to re	gister Y. V	Vhen the LXY instru	
					y coded and execute	
			•		nstruction is execute	
					uctions coded continu	
			ously are s	skipped.		
LZ z (Load	register Z with z)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 21 Z0 2 0 4 8 +Z 16	words	cycles			
		1	1	_	_	
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addr	esses		
	(-) ·				the immediate field	
			register Z.			
NOP (No C	Peration)	1				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 16	words	cycles			
		1	1	_	_	
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ration	I	
•		Description: No operation; Adds 1 to program counted				
			value, and	others rer	nain unchanged.	
	put port P0 from Accumulator)			1		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0 1 0 0 0 0 0 2 2 2 0 16		<u> </u>			
		1	1	_	_	
Operation:	(P0) ← (A)	Grouping:	Input/Outp	ut operation	on	
орегиноп.	(10) \ (1)				s of register A to po	
			P0.		g	
			•			

OP1A (Out	tput port P1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 1 1 2 2 2 1 16	words	cycles		
		1	1	_	-
Operation:	(P1) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	: Outputs th	ne content	s of register A to port
			P1.		
OP2A (Out	tput port P2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 1 0 2 2 2 2 16	words	cycles		
		1	1	_	_
Operation:	(P21, P20) ← (A1, A0)	Grouping:	Input/Outp	•	
		Description	: Outputs th (A1, A0) of		of the low-order 2 bits to port P2.
Instruction	OR between accumulator and memory)	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	1	1	_	_
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping:	Arithmetic	operation	
		Description	tents of r	egister A	tion between the con- and the contents of e result in register A.
POF (Powe	er OFF)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 0 2 16	1	1	_	-
Operation:	RAM back-up	Grouping:	Other oper	ation	
		Description Note:	ecuting the the EPOF i	e POF instruction. F instructio	M back-up state by ex- ruction after executing on is not executed just on, this instruction is
					instruction.

INAIN (INUIA	te Accumulator Right)				
Instruction code	D9 D0 0 0 0 1 1 1 0 1 0 0 1 D 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	0/1	-
Operation:	→CY]→A3A2A1A0	Grouping:	Arithmetic	operation	
		Description	: Rotates 1 l	bit of the co	ntents of register A in
			cluding the	e contents of	of carry flag CY to th
RB j (Rese	et Bit)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	1	1		
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation		
	j = 0 to 3	Description			ts of bit j (bit specifie e immediate field) c
RC (Reset		No contract of	Normalanaf	FI 0V	Older and differen
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	0	_
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic : Clears (0)	-	
	port D specified by register Y)	N	Number of	FI 0)/	01: 1:::
Instruction	D9 D0	Number of words	cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 1 0 0 2	1	1	-	_
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operation	n
	However,	Description	: Clears (0) to	a bit of port	D specified by register '
	(Y) = 0 to 3	Note:			nstruction if values ex register Y.

MACHINE	E INSTRUCTIONS (INDEX BY ALPHABET)	(continu	iea)		
RT (ReTuri	n from subroutine)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 0 0 1 0 0 1 1 0 1 1 1 0 1	1	2	_	_
Operation	(DC) ((SK(SD))	Grouping:	Poturn one	ration	
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$		Return ope		outine to the routine
		Description	called the		
RTI (ReTui	rn from Interrupt)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 1 0 0 0 1 1 6	1	1	_	_
0	(DO) (O((OD))	Grouping:	Return ope	eration	-
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$				upt service routine to
			main routir	ne.	
					f data pointer (X, Y, Z),
				•	s, NOP mode status by
					ption of the LA/LXY in- and register B to the
			states just	-	-
RTS (ReTu	urn from subroutine and Skip)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 0 1 0 1 2	words 1	cycles 2	_	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	·
	$(SP) \leftarrow (SP) - 1$	Description			outine to the routine
			called the struction a		, and skips the next in- on.
	set UPT flag)		I		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 0 0 0 2 0 5 8 16	1	1	_	_
Operation:	(UPTF) ← 0	Grouping:	Other oper	ation	
oporumen.			•	to the hig	gh-order bit reference

	(
SB j (Set E	Bit)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 1 1 1 1 1 2 0 3 + 16	1	1	-	_
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation	on	
Орегинот.	j = 0 to 3	Description			of bit j (bit specified by
			the value j	in the imm	ediate field) of M(DP).
SC (Set Ca	arry flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 1 1 2 0 0 16	1	1	1	-
Operation:	(CY) ← 1	Grouping:	Arithmetic		
		Description	: Sets (1) to	carry flag	CY.
SD (Set po	ort D specified by register Y)				
Instruction	D9 D0 0 0 0 1 0 1 0 1 0 1 5 to	Number of words	Number of cycles	Flag CY	Skip condition
-	0 0 0 0 1 0 1 0 1 2 0 1 3 16	1	1	_	_
Operation:	(D(Y)) ← 1	Grouping:	Input/Outpu	ut operatio	n
·	(Y) = 0 to 3	Description Note:	(Y) = 0 to 3	3. cute this ir	especified by register Y. Instruction if values ex- register Y.
SEA n (Ski	ip Equal, Accumulator with immediate data n)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 0 1 0 0 1 0 1 2 0 2 5	2	2	_	(A) = n
	0 0 0 1 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	n
Operation:	(A) = n ? n = 0 to 15		: Skips the tents of reg	next instrugister A is a	uction when the con- equal to the value n in
				jister A is n	truction when the con- ot equal to the value n

	ip Equal, Accumulator with Memory)				
Instruction code	D9 D0 0 0 1 0 0 1 1 0 0 2 6 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 1 1 0 0 1 1 0 2 0 2 6	1	1	_	(A) = (M(DP))
Operation:	(A) = (M(DP))?	Grouping:	Compariso	n operatio	n
•		Description			uction when the con-
					equal to the contents of
			Executes t	he next ins	struction when the con-
			tents of r contents o	-	is not equal to the
SNZ0 (Skip	o if Non Zero condition of external 0 interrupt reques	st flag)			
Instruction	D9 D0 0 0 0 1 1 1 0 0 0 0 3 8 40	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt o		
	$(EXF0) \leftarrow 0$	Description			rs (0) to the EXF0 flag
	V10 = 1: SNZ0 = NOP				struction when externa
	(V10 : bit 0 of the interrupt control register V1)				ag EXF0 is "1." Wher executes the next in
			struction.	ilay is 0,	executes the next in
				= 1 · This	instruction is equiva-
			lent to the		·
SNZAD (S	kip if Non Zero condition of A/D conversion completi	ion flag)			
Instruction code	D9 D0 1 0 0 0 0 1 1 1 2 8 7 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve		
	$(ADF) \leftarrow 0$	Description			ars (0) to the ADF flag
	V22 = 1: SNZAD = NOP				instruction when A/D
	(V22 : bit 2 of the interrupt control register V2)				tion flag ADF is "1."
			instruction	_	s "0," executes the nex
			When V22	= 1 : This	instruction is equiva-
			lent to the	NOP instru	uction.
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input	pin)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 1 0 1 0 2 0 3 A 16	1	1	-	I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H"
Operation:	I12 = 0 : (INT) = "L" ?	Grouping:	Interrupt o		
	I12 = 1 : (INT) = "H" ?	Description			s the next instruction
	(I12 : bit 2 of the interrupt control register I1)		the next ir		T pin is "L." Executes when the level of INT
			pin is "H." When I12	= 1 : Skin	s the next instruction
					T pin is "H." Executes
		1			
			the next ir pin is "L."	istruction	when the level of INT



SNZP (Ski	p if Non Zero condition of Power down flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 1 2 0 0 3	words	cycles		(D) 4
		1	1	_	(P) = 1
Operation:	(P) = 1 ?	Grouping:	Other oper		
		Description	"1". After skip changed. Executes flag is "0."	ping, the	ction when the P flag is P flag remains un-
SNZSI (Sk	ip if Non Zero condition of Serial Interface interrupt r	equest flag	<u>)</u>		
Instruction code	D9 D0 1 0 0 0 1 0 0 0 2 8 8 4c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	V23 = 0: (SIOF) =1
Operation:	V23=0: (SIOF)=1?	Grouping:	Serial inter	•	
	(SIOF) ← 0 V23 = 1: SNZSI = NOP	Description	instruction of interrup contents of	when the ot control of SIOF flag	nstruction is equivalent
SNZT1 (SI	kip if Non Zero condition of Timer 1 interrupt request	flag)			
Instruction	D9 D0 1 0 1 0 0 0 0 0 0 0 2 8 0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	V12 = 0: (T1F) = 1
Operation:	V12 = 0: (T1F) = 1 ?	Grouping:	Timer oper		
	(T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Description	and skips to interrupt research T1F flag is tion.	the next in equest flag s "0," exec = 1 : This	ars (0) to the T1F flag struction when timer 1 g T1F is "1." When the cutes the next instruction is equivaluction.
SNZT2 (SI	kip if Non Zero condition of Timer 2 interrupt request	flag)			
Instruction code	D9 D0 1 0 0 0 0 0 1 2 8 1 4c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	V13 = 0: (T2F) = 1
Operation:	V13 = 0: (T2F) = 1? (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Description	and skips to interrupt research T2F flag is tion.	= 0 : Cleathe next in equest flags "0," executed as "1 : This	ars (0) to the T2F flag struction when timer 2 p T2F is "1." When the cutes the next instruction is equivaluction.



SRST (Sys	tem ReSet)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 10	words 1	cycles 1	_	
		'	ľ	_	
Operation:	System reset	Grouping:	Other oper		
		Description	: System re	set occurs.	
SST (Seria	I interface transmission/reception STart)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(SIOF) ← 0	Grouping:	Serial inter	rface opera	ation
	Serial interface transmit/receive starting	Description	: Clears (0) terface.	to SIOF fl	ag and starts serial in
SUPT (Set	UPT flag) D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 0 1 2 0 5 9 16	words 1	cycles 1	_	<u>·</u>
Operation:	(UPTF) ← 1	Grouping:	Other oper	ration	
		Description	able flag l instruction order 2 b	JPTF. Who (TABP p) oits of RO	order bit reference en en the table reference is executed, the high M reference data i v-order 2 bits of regis
	Voltage Detector Enable flag)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 1 0 0 1 0 0 1 1 2 2 9 3	1	1	_	-
Operation:	Voltage drop detection circuit valid at RAM back-up	Grouping: Description Note:	at RAM ba	the voltage ick-up. uction can	e drop detection circu



	o if Zero, Bit)										T	1	
Instruction code	D9 0 0	0 1 0	0 0	o i	D ₀	_	<u> </u>	2 i		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0	0 1 1 1 0	, 0 0	3 J	1,	2 [2 J	16	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0?	?								Grouping:	Bit operation	on	
	j = 0 to 3									Description	: Skips the	next instr	uction when the con
											the immed	iate field) on the next ins	cified by the value j in of M(DP) is "0." struction when the con) is "1."
SZC (Skip	if Zero, Carry	 / flag)											
Instruction code	D9	0 1 0) 1 -	1 1	D0	0		2 F	:],,	Number of words	Number of cycles	Flag CY	Skip condition
				'					16	1	1	-	(CY) = 0
Operation:	(CY) = 0 ?									Grouping:	Arithmetic	•	
										Description			uction when the con-
											tents of ca		CY flag remains un
											changed.	ping, the	CT hay remains un
											_	he next ins	struction when the con
											tents of the		
												Ü	
SZD (Skip	if Zero, port [D specif	ied by	regis	ster Y	<u> </u>							
Instruction	D9			4 0	D ₀					Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0	0 1 0	0 0 7	1 0	0	2 0		2 4	16	2	2	_	(D(Y)) = 0 (Y) = 0 to 3
	0 0 0	0 1 0) 1 () 1	1	2 0		2 E	16				(1) = 0 to 3
Operation:	(D(Y)) = 0 ?									Grouping:	Input/Outp		
	(Y) = 0 to 3									Description Note:	D specified next instruction (Y) = 0 to 3 Do not exe	I by registe ction wher B. ecute this i	ction when a bit of porer Y is "0." Executes the other than the bit is "1." Instruction if values exergister Y.
T1AB (Tra	nsfer data to	timer 1	and re	giste	r R1L	_ fro	m .	Accı	ımul	ator and re	gister B)		
Instruction code	D9	0 1 1	1 0 (0 0	D0	2		3 0		Number of words	Number of cycles	Flag CY	Skip condition
		<u> </u>				2 🗀			<u></u> 16	1	1	_	_
Oneretien	(R1L7-R1L4)	———— ← (B)								Grouping:	Timer oper	ation	
Operation:	(T17–T14) ← (Description	: Transfers	the conter	nts of register B to the
Operation:	(DAL a DAL a)	← (A)									-		imer 1 and timer 1 re
Operation:	(R1L3–R1L0)										load regist	er R1L. Tr	ansfers the contents o
Operation:	$(R1L3-R1L0) \leftarrow (T13-T10) \leftarrow (R1L3-T10)$	(A)									_		
Operation:		(A)									register A		order 4 bits of timer 1
Operation:		(A)									register A		

MACHINE	E INSTRUCTIONS (INDEX BY ALPHABET)	(contini	ueu)		
T1HAB (Tr	ansfer data to register R1H from Accumulator and r	egister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 0 0 1 0 2 2 9 2	words	cycles		
		1	1	_	-
Operation:	(R1H7–R1H4) ← (B)	Grouping:	Timer oper	ation	
oporumo	$(R1H3-R1H0) \leftarrow (A)$	Description			its of register B to the
			high-order	4 bits of t	imer 1 reload register
					ontents of register A to
				der 4 bits o	of timer 1 reload regis-
			ter R1H.		
T1R1L (Tra	ansfer data to timer 1 from register R1L)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 0 0 1 1 1 1 ₂ 2 A 7 ₁₆	words 1	cycles 1		
		!	'	_	_
Operation:	(T17–T10) ← (R1L7–R1L0)	Grouping:	Timer ope	ration	
•	,	Description			nts of timer 1 reload
			register R1	IL to timer	1.
T2AB (Tra	nsfer data to timer 2 and register R2L from Accumul	ator and re	gietor R)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag C1	Skip condition
0000	1 0 0 0 1 1 0 0 0 1 1 2	1	1	_	_
Operation:	$(R2L7-R2L4) \leftarrow (B)$	Grouping: Description	Timer oper		nts of register B to the
	$(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$	Description			imer 2 and timer 2 re-
	$(T23-T20) \leftarrow (A)$		0		ansfers the contents of
			-		order 4 bits of timer 2
			and timer 2	2 reload re	gister R2L.
T2HAB (Tr	ansfer data to register R2H from Accumulator and r	egister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 0 1 0 0 2 2 9 4	words	cycles		
		1	1	_	_
Operations	(P2H7 P2H4) ((P)	Grouping:	Timer oper	ration	
Operation:	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$				nts of register B to the
	(.=				timer 2 reload register
			R2H. Trans	sfers the c	ontents of register A to
				der 4 bits o	of timer 2 reload regis-
			ter R2H.		

T2R2L (Tra			·u·u		· -		.00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	J									
Instruction code) 9	Τ,		<u> </u>		, 1		D ₀	Г			_		Number of words	Number of cycles	Flag CY	Skip condition
Juc	L	1 0	1	0 () 1	0	1	0	1	2 L	2	9	5	16	1	1	_	_
Operation:	(Γ27–T	 20) ←	- (R2L	7–R2L	0)									Grouping:	Timer ope	ration	
	`		,	`		-,									Description	: Transfers	the conte	nts of timer 2 reloa
																register R2	2L to timer	2.
TAB (Trans	nsfe	r dat	a to	Accur	mulat	or fr	om	reg	jiste	r B	3)							
Instruction code	_[D9 0		0 (1	1	1	D ₀	Г	0	1	E		Number of words	Number of cycles	Flag CY	Skip condition
										2 L				16	1	1	_	_
Operation:	(A) ←	(B)												Grouping:	Register to	register tr	ansfer
operation.	((5)												Description	: Transfers ister A.	the conten	ts of register B to reg
TAB1 (Tran			ata to	Accı	umula	ator	anc	re	_	er E	3 fro	om	tim	er	1) Number of	Number of	Flag CY	Ckin condition
code		09 1 0	0	1 1	1 1	0	0	0	D ₀	٦	2	7	0		words	cycles	Flag C1	Skip condition
										2 L				16	1	1	_	_
Operation:	(3) ←	(T17–	T14)											Grouping:	Timer oper	ration	
•			(T13–												Description	: Transfers	the high-or	der 4 bits (T17-T14) o
	,	,	`	,												timer 1 to 1	register B.	
																Transfers timer 1 to i		der 4 bits (T13–T10) (
TAB2 (Tran	ansf	er da	ata to	Accı	umula	ator	and	l re	giste	er E	3 fro	om ·	tim	er 2	2)			
Instruction code		0 0	0	1 1	l 1	0	0	0	D ₀	Γ	2	7	1		Number of words	Number of cycles	Flag CY	Skip condition
	L	' 0		' '			0	0	•	2 L		,		16	1	1	_	-
Operation:	(3) ←	(T27–	T24)											Grouping:	Timer oper	ration	
			(T23–												Description	: Transfers t	the high-or register B. the low-ord	der 4 bits (T27–T24) o

TABAD (T	ransfer data to Accumulator a	nd register E	from regi	ster AD)			
Instruction	D9	D ₀		Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0	0 1 2	7 9 16	words	cycles		
			10	1	1	_	_
Operation:	In A/D conversion mode (Q13 = 0),			Grouping:	A/D conve	rsion oper	ation
operation.	(B) \leftarrow (AD9–AD6)			Description			n mode (Q13 = 0), tran
	(A) ← (AD5–AD2)						oits (AD9–AD6) of regist
	In comparator mode (Q13 = 1),				_		I the middle-order 4 bi
					_		r AD to register A. In th
	$(B) \leftarrow (AD7 - AD4)$					-	3 = 1), transfers the high
	$(A) \leftarrow (AD3 - AD0)$.					4) of comparator registe
	(Q13: bit 3 of A/D control register	Q1)					low-order 4 bits (AD3
					-		gister to register A.
TABE (Tra	nsfer data to Accumulator and	d register B f	rom regist	er E)			
Instruction	D9	D ₀		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0	1 0 0	2 A	words	cycles		
		2	16	1	1	_	_
Operation:	(D) ((F7 F4)			Grouping:	Register to	register ti	l ransfer
operation.	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$						order 4 bits (E7-E4) o
	$(A) \leftarrow (E3-E0)$			2 cccp		_	B, and low-order 4 bits
					of register	-	
					or register	L to regist	.CI A.
TARP n (T	ransfer data to Accumulator a	nd register F	3 from Pro	gram mem	ory in page	n)	
Instruction	D9	D ₀	,	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 p4 p3 p2	p1 p0 0	8 2	words	cycles		,
	0 0 1 0 0 p4 p3 p2	p1 p0 ₂ 0	+p p ₁₆	1	3	_	_
	(00)	T	A 1:1	<u> </u>			
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	Grouping:	Arithmetic	<u> </u>			
	(PCH) ← p	Description:					o register A. These bits Ro A3 A2 A1 A0)2 specifie
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$						Transfers bits 9, 8 to th
	$(B) \leftarrow (ROM(PC))_{7-4}$						"0" is stored to the leas
	$(A) \leftarrow (ROM(PC))_{3-0}$ $(UPTF) \leftarrow 1$			bit (DR2) of re		,	
	$(DR1, DR0) \leftarrow (ROM(PC))9, 8$		When this i	nstruction is	executed, 1 st	age of sta	ck register (SK) is used
	$(DR_2) \leftarrow 0$	Note:	p is 0 to 31				
	(PC) ← (SK(SP)) (SP) ← (SP) − 1			instruction is age of stack re			ot to over the stack be
TARPS (Tr	ransfer data to Accumulator ar	nd register B			ogiotor lo doot	**	
Instruction	D9	D ₀		Number of	Number of	Flag CY	Skip condition
code				words	cycles	l lag 0 i	OKIP CONTAINON
Code		0 1 2 2	7 5 16	1	1	_	_
				'	'	_	_
Operation:	(B) ← (TPS7–TPS4)			Grouping:	Timer ope	ation	
•	$(A) \leftarrow (TPS3-TPS0)$			Description	: Transfers	the high-o	rder 4 bits of prescale
					to register	B.	
					Transfers t	he low-ord	der 4 bits of prescaler t
						he low-ord	der 4 bits of prescaler
					Transfers tregister A.	he low-ord	der 4 bits of prescaler t
						he low-ord	der 4 bits of prescaler t
						he low-ord	der 4 bits of prescaler t

TABSI (Tra	ansfer data to Accumulator and register B from regis	ter SI)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 0 0 2 2 7 8 16	words 1	cycles 1	_	_
Operation:	$(B) \leftarrow (SI7-SI4) \ \ (A) \leftarrow (SI3-SI0)$	Grouping:	Serial inter	•	
		Description		J	der 4 bits of serial inter-
			_		egister B, and transfers of serial interface regis
			ter SI to re		or serial interface regis
			101 01 10 10	giotoi 7t.	
TAD (Trans	sfer data to Accumulator from register D)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 1 2 0 5 1	words	cycles		
		1	1	_	_
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register ti	ansfer
	(A3) ← 0	Description			nts of register D to the
		Nata.			Ao) of register A.
		Note:			on is executed, "0" is B) of register A.
			Stored to ti	ie bit 3 (A.	o) or register A.
TADAD /T	venefer data to register AD frame Accumulator frame	naiotes D)			
Instruction	ransfer data to register AD from Accumulator from re	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 0 1 2 3 9	words	cycles	l lag 0 i	OKIP CONGILION
-	1 0 0 0 1 1 1 0 0 1 2 2 3 3 16	1	1	-	_
Operation:	Q13 = 1: (AD7–AD4) ← (B)	Grouping:	A/D conve	rsion opera	ation
•	$(AD3-AD0) \leftarrow (A)$	Description			ode (Q13 = 1), transfers
	Q13 = 0: TADAB = NOP				er B to the high-order 4 imparator register, and
					ter A to the low-order 4
			bits (AD3-A	AD ₀) of con	nparator register.
					mode (Q13 = 0), this into the NOP instruction.
					ontrol register Q1)
TAI1 (Tran	sfer data to Accumulator from register I1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 1 2 2 5 3	words	cycles		
		1	1	_	_
Operation:	(A) ← (I1)	Grouping:	Interrupt o		
		Description			nts of interrupt control
			register I1	to register	Α.

TA 14 /Tros	vafor data to Accomplator from register 14)				
IAJT (Transfer Instruction	nsfer data to Accumulator from register J1)	Number of	Number of	Flag CY	Ckin condition
code	D9 D0	words	cycles	Flag C1	Skip condition
coue	1 0 0 1 0 0 0 0 0 0 1 0 2 2 4 2 16	1	1	_	_
Operation:	(A) ← (J1)	Grouping:	Serial inter	face opera	ition
Operation.	(A) ((01)				nts of serial interface
			control reg	ister J1 to	register A.
TAK0 (Trai	nsfer data to Accumulator from register K0)				
Instruction code	D9 D0 1 0 1 0 1 0 1 0 2 5 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (K0)	Grouping:	Input/Outp		
		Description	: Transfers control reg		nts of key-on wakeup register A.
TAK1 (Tran	nsfer data to Accumulator from register K1)	Number of	Number of	Flor CV	Chin condition
code	D9 D0	words	Number of cycles	Flag CY	Skip condition
Code	1 0 0 1 0 1 1 0 1 1 2 2 5 9 16	1	1	-	-
Operation:	(A) ← (K1)	Grouping:	Input/Outp		
		Description	: Transfers control reg		nts of key-on wakeup register A.
	nsfer data to Accumulator from register K2)				
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 1 0 1 0 ₂ 2 5 A ₁₆	words 1	cycles 1	_	_
Operation:	(A) ← (K2)	Grouping:	Input/Outp	ut operatio	 n
орегинон:		Description		the conter	nts of key-on wakeup

TAL1 (Tran	nsfer data to Accumulator from register L1)		-		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 0 1 0 ₂ 2 4 A ₁₆	words	cycles		
	10	1	1		-
Operation:	(A) ← (L1)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conte	nts of key-on wakeup
			control reg	ister LT to	register A.
TALA (Trai	nsfer data to Accumulator from register LA)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 0 0 1 2 2 4 9	words 1	cycles 1	_	_
		Grouping:	A/D conve	reion oper	ation
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$				er 2 bits (AD1, AD0) of
	$(A1, A0) \leftarrow 0$	2000			h-order 2 bits (A3, A2)
			-	-	ored to the low-order 2
			bits (A1, Ac	o) of registe	er A.
TAM j (Tra	nsfer data to Accumulator from Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	words	cycles		
		1	1	_	- -
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to reg	gister trans	fer
•	$(X) \leftarrow (X)EXOR(j)$	Description	: After trans	ferring the	contents of M(DP) to
	j = 0 to 15		-		sive OR operation is
					egister X and the value
			-		eld, and stores the re-
			sult in regi	ster X.	
TAMD /Tro	profes data to Accumulator from register MD				
Instruction	nnsfer data to Accumulator from register MR)	Number of	Number of	Flag CY	Ckin oondition
	D9 D0	words	cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 1 0 2 2 5 2	1	1	_	_
Operation:	$(A) \leftarrow (MR)$	Grouping:	Clock oper		
		Description			ts of clock control reg-
			ister MR to	register A	•

D9 1 0 0 (A) \leftarrow (PU0) nsfer data D9 1 0 0 (A) \leftarrow (PU1)	1 0	1	1 1	rom 1	regi Do 0	ste	2 2	U1)	7 ₁₆	Number of words 1 Grouping:	Number of cycles Input/Outp Transfers	Flag CY - ut operation	Skip condition - nts of pull-up contro
$\begin{array}{c c} \textbf{nsfer data} \\ \hline \textbf{D9} \\ \hline 1 & 0 & 0 \\ \hline \\ \textbf{(A)} \leftarrow (\textbf{PU1}) \\ \hline \\ \textbf{nsfer data} \\ \hline \\ \textbf{D9} \\ \hline \end{array}$	to Accu	umul 1	lator f	rom 1	regi Do	ste	er P	U1)		Grouping: Description Number of words 1 Grouping:	Input/Outp : Transfers register Pt Number of cycles 1 Input/Outp : Transfers	ut operation the content of the content operation the content operation the content operation	Skip condition - nts of pull-up contr
nsfer data D9 1 0 0 (A) ← (PU1) nsfer data D9	1 0	1	1 1	1	D ₀	ste			E 16	Number of words 1 Grouping:	Number of cycles Input/Outp Transfers	Flag CY ut operation the contel	Skip condition - nts of pull-up contr
D9 $ \begin{array}{c cccc} \hline 1 & 0 & 0 \end{array} $ (A) \leftarrow (PU1) $ \begin{array}{c cccc} \text{nsfer data} \\ \hline \text{D9} \end{array} $	1 0	1	1 1	1	D ₀	ste			E 16	Number of words 1 Grouping:	Number of cycles 1 Input/Outp : Transfers	Flag CY ut operation the content	Skip condition - nnts of pull-up contr
D9 $ \begin{array}{c cccc} \hline 1 & 0 & 0 \end{array} $ (A) \leftarrow (PU1) $ \begin{array}{c cccc} \text{nsfer data} \\ \hline \text{D9} \end{array} $	1 0	1	1 1	1	D ₀	ste			E 16	words 1 Grouping:	cycles 1 Input/Outp : Transfers	- out operation the conten	nnts of pull-up contr
D9 $ \begin{array}{c cccc} \hline 1 & 0 & 0 \end{array} $ (A) \leftarrow (PU1) $ \begin{array}{c cccc} \text{nsfer data} \\ \hline \text{D9} \\ \end{array} $	1 0	1	1 1	1	D ₀	2			E 16	words 1 Grouping:	cycles 1 Input/Outp : Transfers	- out operation the conten	nnts of pull-up contr
(A) ← (PU1) nsfer data						2 L			16	Grouping:	Input/Outp	the conter	nts of pull-up contro
nsfer data	to Accu	umul									: Transfers	the conter	nts of pull-up contro
D9	to Accu	umul	la ta a f							Description			
D9	to Accı	umul											
			lator i	rom	regi Do	ste	er P	U2)		Number of	Number of	Flag CY	Skip condition
1 0 0	1 0	1	1 1	1	1	2	2	5	F 16	words	cycles	riag C i	Skip Condition
(A) ← (PU2)													
ofor data to	Accur	mula	tor fro	om r	- aict	tor	O1	<u>, </u>			register Pl	J2 to regist	er A.
	Accui	IIuia	iloi iic	יו וווע	_	lei	QΊ)		Number of	Number of	Flag CY	Skip condition
	1 0	0	0 1	0			2	4	4	words	cycles	l lag 01	ONIP CONGRESS
. 0 0	. 0		<u> </u>	1,0		2 L	-	- 1	16	1	1	-	-
(A) ← (Q1)										Grouping:			
										Description			s of A/D control regis
	efer data to D9 1 0 0	efer data to Accur D9 1 0 0 1 0	Sfer data to Accumula D9 1 0 0 1 0 0	efer data to Accumulator front D9 1 0 0 1 0 0 0 1	efer data to Accumulator from rope 1 0 0 1 0 0 0 1 0	Sefer data to Accumulator from regiss D9 D0 1 0 0 1 0 0 0 1 0 0	Sifer data to Accumulator from register D9	Sefer data to Accumulator from register Q1 D9	Sifer data to Accumulator from register Q1) D9	Sefer data to Accumulator from register Q1) D9	Sifer data to Accumulator from register Q1) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Sefer data to Accumulator from register Q1) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Description: Transfers the conterregister PU2 to register PU2 to register PU2 to register PU2 to register Q1) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

	nsfer data to Accumulator from Stack Pointer)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 0 0 2 0 5 0 16	words	cycles	1 lag O1	OKIP CONTAINON
		1	1	_	_
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to	register tr	ansfer
оролишен.	$(A3) \leftarrow 0$	Description			s of stack pointer (SP)
			to the low-	order 3 bits	s (A2-A0) of register A.
			"0" is store	d to the bit	3 (A3) of register A.
TAV1 (Tran	nsfer data to Accumulator from register V1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	words	cycles		
		1	1	_	
Operation:	(A) ← (V1)	Grouping:	Interrupt o		to of Colombia Control
		Description	register V1		nts of interrupt control
TAV2 (Tran	nsfer data to Accumulator from register V2)				
Instruction code	D9 D0 0 0 1 0 1 0 1 0 1 0 5 5	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A) ← (V2)	Grouping:	Interrupt o		
		Description			its of interrupt control
			register V2	to registe	. n.
TAW1 (Tra	nsfer data to Accumulator from register W1)				
Instruction code	D9 D0 1 0 0 1 0 1 1 2 4 B	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 0 1 1 2 2 4 B ₁₆	1	1	_	-
Operation:	(A) ← (W1)	Grouping:	Timer oper		
		Description	i: Transfers to ister W1 to		ts of timer control reg-

	nsfer data t	U ACCU	IIIuia	toi iio	111116		ei v	(2)		T		1	
Instruction code	D9 1 0 0	1 0	0	1 1	0	D ₀	2	4	C 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0	1110	101	' '	0	0	2 💆	-	16	1	1	_	-
Operation:	(A) ← (W2)	-								Grouping:	Timer oper	ration	
•	. , . , ,									Description	: Transfers	the content	s of timer control reg
											ister W2 to	register A.	
TAW5 (Tra	nsfer data t	o Accu	mula	tor fro	m re	egist	er W	' 5)					
Instruction code	D9 1 0 0	1 0	0	1 1	1	D ₀	2	4	F 16	Number of words	Number of cycles	Flag CY	Skip condition
			1 - 1				2	1 ' 1	16	1	1	-	_
Operation:	$(A) \leftarrow (W5)$									Grouping:	Timer oper		
										Description		the contents register A.	s of timer control reg
TAW6 (Tra Instruction code	nsfer data t					D ₀				Number of words	Number of cycles	Flag CY	Skip condition
couc	1 0 0	1 0	1	0 0	0	0	2 2	5	0 16	1	1	-	
Operation:	(A) ← (W6)									Grouping:	Timer oper	ration	
										Description		the content register A.	s of timer control reg
	sfer data to	Accum	ulato	r from	reg		r X)					II	
Instruction code	D9 0 0	1 0	1	0 0	1	D ₀	0	5	2 16	Number of words	Number of cycles	Flag CY	Skip condition
oouo		1 0	'	0 0	'	0	2] 3]	16	1	1	-	-
Operation:	(A) ← (X)									Grouping:	Register to	register tra	ansfer
-	(4)									Description			s of register X to reg

TAY (Trans	fer data to Accumulator from register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 1 ₂ 0 1 F ₁₆	words	cycles		
		1	1	_	_
Operation:	$(A) \leftarrow (Y)$	Grouping:	Register to	register tr	ansfer
		Description		he content	s of register Y to regis-
			ter A.		
TAZ (Trans	sfer data to Accumulator from register Z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 1 1 2 0 5 3	words	cycles		
		1	1	_	_
Operation:	$(A_1, A_0) \leftarrow (Z_1, Z_0)$	Grouping:	Register to		
	$(A3, A2) \leftarrow 0$	Description	low-order	2 bits (A1,	ts of register Z to the Ao) of register A. "0" is rder 2 bits (A3, A2) of
	sfer data to register B from Accumulator)		T	I =	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		'	ľ		
Operation:	$(B) \leftarrow (A)$	Grouping:	Register to		
		Description	ter B.	he content	s of register A to regis-
	sfer data to register D from Accumulator)		I	1	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 2 0 2 9	1	1	-	_
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to		
		Description			nts of the low-order 3 er A to register D.

TEAB (Tra	nsfer data to register E from Accumulator and regist	er B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 1 0 ₂ 0 1 A ₁₆	words	cycles			
	10	1	1	_	_	
Operation:	(E7–E4) ← (B)	Grouping:	Register to	register tr	ansfer	
•	$(E3-E0) \leftarrow (A)$	Description: Transfers the contents of register B to the			ts of register B to the	
		high-order 4 bits (E3-E0) of register E, and				
			the conten	ts of regist	er A to the low-order 4	
			bits (E3-E	o) of registe	er E.	
TEDOA /T-	remeder data to remister FDO from Appropriator					
IFRUA (III	ransfer data to register FR0 from Accumulator)	Number of	Number of	Flog CV	Chin condition	
	D9 D0	words	cycles	Flag CY	Skip condition	
code	1 0 0 0 1 0 1 0 0 0 2 2 2 8 16		-			
		1	1	_	_	
Operation:	(FR0) ← (A)	Grouping:	Input/Outp	ut operatio	n	
•		Description	Description: Transfers the contents of register A to port			
			output structure control register FR0.			
TED4A/T	constant data to register CD1 from Accumulator					
Instruction	ansfer data to register FR1 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	l lag C1	Skip condition	
code	1 0 0 0 1 0 1 0 1 2 2 2 9 16	1	1	_	_	
		'	'			
Operation:	(FR1) ← (A)	Grouping: Input/Output operation				
•		Description: Transfers the contents of register A to port				
		output structure control register FR1.				
TFR24 (Tr	ansfer data to register FR2 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
		words	cycles	riay CT	Skip condition	
code	1 0 0 0 1 0 1 0 1 0 ₂ 2 2 A ₁₆	1	1			
		'	'	_	_	
Operation:	(FR2) ← (A)	Grouping: Input/Output operation				
•		Description: Transfers the contents of register A to port				
		output structure control register FR2.				

		())			
TFR3A (Tr	ansfer data to register FR3 from Accumulator)				
Instruction	D9 D0 1 0 1 0 1 1 2 2 2 B 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(FR3) \leftarrow (A)$	Grouping:	Input/Outp		
		Description			ts of register A to port ol register FR3.
TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o		
		Description	: Transfers t rupt contro		s of register A to inter- 1.
Instruction	nsfer data to register J1 from Accumulator) D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 0 0 1 0 2 2 0 2 16	1	1	_	-
Operation:	(J1) ← (A)	Grouping:	Serial inter	face opera	ition
		Description	: Transfers t interface o		s of register A to serial ster J1.
	nsfer data to register K0 from Accumulator)		Г		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 ₂ 2 1 B ₁₆	1	1	_	-
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operatio	n
ореганоп.	$(i\omega) \leftarrow (n)$	Description		the conten	ts of register A to key-
		1			

TK1A (Trai	nsfer data to register K1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	16	1	1	_	_
Operation:	(K1) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers to on wakeup		ts of register A to key- gister K1.
TK2A (Trai	nsfer data to register K2 from Accumulator)	l			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	on wakeup		ts of register A to key- gister K2.
TL1A (Tran	nsfer data to register L1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 0 1 0 1 0 2 2 0 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	- -
Operation:	$(L1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	on wakeup		ts of register A to key- gister L1.
	nsfer data to Memory from Accumulator)	T	T	T	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 1 j j j j ₂ 2 B j ₁₆	1	1	_	_
Operation:	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Grouping: Description	to M(DP), a formed be	ferring the an exclusiv tween regi ediate field	fer contents of register A e OR operation is per- ster X and the value j l, and stores the result

TMRA (Tra	nsfer data to register MR from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 0 1 0 1 1 0 2 2 1 6	words	cycles				
		1	1	_	_		
Operation:	$(MR) \leftarrow (A)$	Grouping:	Clock oper	ration			
		Description	: Transfers t control reg		ts of register A to cloc		
TPAA (Trai	nsfer data to register PA from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 1 0 1 0 1 0 ₂ 2 A A ₁₆	words	cycles				
		1	1	_	_		
Operation:	(PA ₀) ← (A ₀)	Grouping:	Timer oper	ration			
орогино	(17.6)	Description			gnificant bit of registe		
TPSAB (Tr	ansfer data to Pre-Scaler and register RPS from Ac	cumulator		r B)			
Instruction code	D9 D0 1 0 0 1 1 0 1 0 2 3 5 to	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	-		
Operation:	$(RPS7-RPS4) \leftarrow (B)$	Grouping:	Timer oper	ation			
	$(TPS7-TPS4) \leftarrow (B)$	Description			nts of register B to the		
	$(RPS3-RPS0) \leftarrow (A)$		-		rescaler and prescale		
	$(TPS3-TPS0) \leftarrow (A)$		of registe	r A to the	Transfers the content elow-order 4 bits caler reload registe		
<u>`</u>	ansfer data to register PU0 from Accumulator)						
Instruction code	D9 D0 1 0 1 0 1 2 2 D	Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 0 1 0 1 1 0 1 1 ₂ 2 2 D ₁₆	1	1	_	-		
Operation:	(PU0) ← (A)	Grouping:	Input/Outp	ut operation	on		
		Description: Transfers the contents of register A to pull-up control register PU0.					

IFUIA (II)	ansfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 0 ₂ 2 2 E ₁₆	words	cycles		
		1	1		_
Operation:	(PU1) ← (A)	Grouping:	Input/Outp	ut operatio	n
·		Description	: Transfers	the conten	ts of register A to pull
			up control	register Pt	J1.
TPU2A (Tra	ansfer data to register PU2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 1 ₂ 2 2 F ₁₆	words	cycles		<u> </u>
		1	1	_	_
Operation:	(PU2) ← (A)	Grouping:	Input/Outp	ut operatio	n
•		Description	: Transfers up control		ts of register A to pull
TQ1A (Trai	nsfer data to register Q1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag 01	Chip derianion
		1	1	_	_
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion opera	ation
•		Description	: Transfers	the conten	ts of register A to A/D
					is of register A to A/L
TDOA /Tro	notes data to maristan DO fram Assumulates)		control reg		is of register A to A/L
	nsfer data to register RG from Accumulator)		control reg	ister Q1.	·
Instruction	D9 D0	Number of words	control reg		Skip condition
	·	Number of	control reg	ister Q1.	·
Instruction code	D9	Number of words	Number of cycles	Flag CY	·
Instruction	D9 D0	Number of words 1 Grouping:	Number of cycles 1 Clock oper:	Flag CY - ration the least	·

	ansfer data to register SI from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 0 0 0 2 2 3 8 16	1	1	_	_
Operation:	$(SI7-SI4) \leftarrow (B) \ (SI3-SI0) \leftarrow (A)$	Grouping:	Serial inte	rface opera	ation
орегалоп.	(OII OI4) (CIS OIO) (CIA)				nts of register B to the
					serial interface regist
					contents of register
				-order 4 b	pits of serial interfac
TV1A (Trar	nsfer data to register V1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 1 ₂ 0 3 F ₁₆	words	cycles		·
		1	1	_	
Operation:	$(V1) \leftarrow (A)$	Grouping:	Interrupt of		
		Description	 Transfers t rupt contro 		s of register A to inte
	nsfer data to register V2 from Accumulator)	Ni mala an af	November of	FI= = 0V	Older and distant
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
			-		
code	0 0 0 0 1 1 1 1 1 1 0 ₂ 0 3 E ₁₆	1	1	_	_
		Grouping:	Interrupt o	peration	_
			Interrupt o	peration the content	ts of register A to inte
Operation:	(V2) ← (A) unsfer data to register W1 from Accumulator)	Grouping: Description	Interrupt of Transfers trupt contro	peration the content	/2.
Operation:	(V2) ← (A) Insfer data to register W1 from Accumulator) D9 D0 1 0 0 0 0 1 1 1 0 0 2 0 F	Grouping:	Interrupt of Transfers t	peration the content	-
Operation: TW1A (Trainstruction	(V2) ← (A) unsfer data to register W1 from Accumulator)	Grouping: Description	Interrupt of: Transfers trupt control Number of	peration the content	/2.
Operation: TW1A (Trainstruction code	$(V2) \leftarrow (A)$ unsfer data to register W1 from Accumulator) $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Grouping: Description Number of words	Interrupt of rupt control Number of cycles	peration the content of register \ Flag CY	/2.
Operation: TW1A (Trainstruction	(V2) ← (A) Insfer data to register W1 from Accumulator) D9 D0 1 0 0 0 0 1 1 1 0 0 2 0 F	Grouping: Description Number of words	Interrupt of rupt control Number of cycles 1 Timer oper	Peration The content Flag CY The content Flag CY The content The content	/2.
Operation: TW1A (Trainstruction code	$(V2) \leftarrow (A)$ unsfer data to register W1 from Accumulator) $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Grouping: Description Number of words 1 Grouping:	Number of cycles 1 Timer oper:	Peration The content Flag CY The content Flag CY The content The content	Skip condition

TW2A (Tra			ata	to re	egis	ter \	/VZ †	ron	ı A(CCUI	mu	ııato	or)				T		
Instruction			_	_	1					D ₀						Number of words	Number of cycles	Flag CY	Skip condition
code	1	0	0	0	0	0	1	1	1	1	2	2	0	F	16	1	1	_	_
Operation:	()	M2\	– (A)													Grouping:	Timer ope	ration	
ореганоп.	()	VZ) \	(/1)													Description			ts of register A to tim
																	control reç	gister W2.	
TW5A (Tra	ansf	er d	ata 1	to re	egist	ter V	V5 f	rom	ı Ac	ccur	nu	lato	r)						
Instruction code	1	9		0	0	1		0	1	D ₀		2	1	2		Number of words	Number of cycles	Flag CY	Skip condition
											12				16	1	1	_	_
Operation:	(V	V5) ÷	- (A)													Grouping:	Timer oper		
																Description	control reg		s of register A to time
TW6A (Tra		9								D ₀	nu					Number of words	Number of cycles	Flag CY	Skip condition
code	_ 1	0	0	0	0	1	0	0	1	1	2	2	1	3	16	1	1	_	-
Operation:	(V	V6) ←	- (A)													Grouping:	Timer ope	ration	
																Description	: Transfers control reg		s of register A to time
TYA (Trans			a to	regi	ister	Y f	rom	Acc	cun		itoi	r)						= a)	
Instruction		9	_	<u> </u>	1	<u> </u>				D ₀						Number of words	Number of cycles	Flag CY	Skip condition
code	C	0	0	0	0	0	1	1	0	0	2	0	0	С	16	1	1	_	-
Operation:	(Y	′) ←	(A)													Grouping: Description		o register tr	ansfer s of register A to regi

WRST (Wa	atchdog timer ReSeT)				•
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code			1	-	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other ope	ration	<u> </u>
o por acrom	$(WDF1) \leftarrow 0$				DF1 flag and skips th
			WDF1 is " ecutes the watchdog	1." When to next instolet timer function	en watchdog timer fla he WDF1 flag is "0," e ruction. Also, stops th tion when executing th immediately after th
XAM j (eX	change Accumulator and Memory data)				
Instruction code	D9 D0 1 1 0 1 j j j j 2 D j 4	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	with the co	ontents of i	ne contents of M(DP) register A, an exclusive formed between regis-
				-	in the immediate field in register X.
XAMD j (e	Xchange Accumulator and Memory data and Decre	ment regist	er Y and sk	(ip)	
Instruction code	D9 D0 1 1 1 1 1 j j j j 2 F j	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(Y) = 15
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping:	RAM to reg	_	
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) - 1$	Description	with the co OR operat ter X and t and stores	ontents of r ion is perf the value j the result	ne contents of M(DP) egister A, an exclusive formed between regis- in the immediate field, in register X. contents of register Y.
			As a resultents of required.	It of subtra gister Y is When the	action, when the con 15, the next instruction contents of register \ struction is executed.
XAMI j (eX	change Accumulator and Memory data and Increm	ent register	Y and skip)	
Instruction code	D9 D0 1 1 1 1 0 j j j j 2 E j	Number of words	Number of cycles	Flag CY	Skip condition
		⁵ 1	1	_	(Y) = 0
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) + 1$	Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac	nanging the partents of it it is perfective to the value just the result the content ddition, we have the content is the conte	register X. an exclusive ormed between registing in the immediate field in register X. as of register Y. As a rethen the contents of enext instruction is

MACHINE INSTRUCTIONS (INDEX BY TYPES)

		TRUCTIONS (INDEX BY TYPES)															
Parameter						In	stru	ction	cod	e					er of ds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa no	ade otati		Number of words	Number cycles	runction
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Ε	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y) ← (A)
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$ (E7-E4) \leftarrow (B) $ $ (E3-E0) \leftarrow (A) $
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
r to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ \begin{array}{l} (A2-A0) \leftarrow (DR2-DR0) \\ (A3) \leftarrow 0 \end{array} $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{array}{l} (A2\text{-}A0) \leftarrow (SP2\text{-}SP0) \\ (A3) \leftarrow 0 \end{array} $
	LXY x, y	1	1	Х3	X2	X 1	X 0	уз	у2	y1	у0	3	х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
sesse.	LZ z	0	0	0	1	0	0	1	0	Z1	Z 0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
<u> </u>	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
transfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} \text{(A)} \leftarrow \rightarrow \text{(M(DP))} \\ \text{(X)} \leftarrow \text{(X)EXOR(j)} \\ \text{j} = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAI	ХАМІ ј	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$ \begin{aligned} & (M(DP)) \leftarrow (A) \\ & (X) \leftarrow (X)EXOR(j) \\ & j = 0 \text{ to } 15 \end{aligned} $

Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.
-	_	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A. "0" is stored to the bit 3 (A3) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. "0" is stored to the high-order 2 bits (A3, A2) of register A.
-	-	Transfers the contents of register X to register A.
-	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A. "0" is stored to the bit 3 (A3) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
_	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter			Instruction code			of											
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀			cimal ion	Number words	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0			1	1	(A) ← n n = 0 to 15
	ТАВР р	0	0	1	0	0	p4	рз	p2	p1	po	0	8 +r	p	1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ (UPTF) = 1 $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(DR2) \leftarrow 0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
ration	АМ	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithm	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	$(A) \leftarrow (A) + n$ n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bito	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n	0	2		2	2	(A) = n? n = 0 to 15

Note :p is 0 to 31.

		,
Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR1, DR0) of register D, and "0" is stored to the least significant bit (DR2) of register D. When this instruction is executed, 1 stage of stack register (SK) is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	_	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
-	_	Stores the one's complement for register A's contents in register A.
_	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n n = 0 to 15	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter						In	stru	ction	n cod	e					er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecimal tion	Number of words	Number of cycles	Function
	Ва	0	1	1	a 6	a 5	a4	аз	a2	a1	a ₀	1	8	a a	1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	p 1	po	0	E +	p p	2		(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	0	a 6	a 5	a4	аз	a2	a1	ao	2	а	а			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2		(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	0	p4	0	0	рз	p2	p1	po	2	p	р			
	ВМ а	0	1	0	a 6	a 5	a4	a 3	a2	a1	a 0	1	а	а	1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0	C +	p p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine		1	0	0	a6	a 5	a 4	аз	a2	a1	ao	2	а	а			(PCL) ← a6–a0
Subre	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	0	p4	0	0	рз	p2	p1	po	2	p	p			$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Retui	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Noto : p io (

Note :p is 0 to 31.

Skip condition	Carry flag CY	Datailed description
-	_	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
_	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de-
_	_	scription of the LA/LXY instruction, register A and register B to the states just before interrupt. Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter						In	stru	ction	cod	le					er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal on	Number words	Number of cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? (EXF0) ← 0 V10 = 1: SNZ0 = NOP
ration	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 0 : (INT) = "L" ?
Interrupt operation																	I12 = 1 : (INT) = "H" ?
nterr	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
ation	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
Timer operation	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
Ē	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R1L7-R1L4) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R1L3-R1L0) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	T1HAB	1	0	1	0	0	1	0	0	1	0	2	9	2	1	1	$(R1H7-R1H4) \leftarrow (B)$ $(R1H3-R1H0) \leftarrow (A)$

	<u> </u>	
Skip condition	Carry flag CY	Datailed description
_	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When V10 = 0 : Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1." When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	_	When I12 = 0: Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, I12 = 1		When I12 = 1: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1)
_	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.
_	-	Transfers the contents of register A to timer control register PA.
_	_	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	_	Transfers the contents of timer control register W5 to register A.
_	_	Transfers the contents of register A to timer control register W5.
_	_	Transfers the contents of timer control register W6 to register A.
_	_	Transfers the contents of register A to timer control register W6.
_	_	Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.
_	-	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	-	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A. Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1L. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1L.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1H. Transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1H.



Parameter						In	stru	ction	cod	е					er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecimal	Number of words	Number of cycles	Function
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	Т2НАВ	1	0	1	0	0	1	0	1	0	0	2	9	4	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
er ope	T1R1L	1	0	1	0	1	0	0	1	1	1	2	Α	7	1	1	(T1) ← (R1L)
Ë	T2R2L	1	0	1	0	0	1	0	1	0	1	2	9	5	1	1	$(T2) \leftarrow (R2L)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? (T1F) ← 0 V12 = 1: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: $(T2F) = 1$? $(T2F) \leftarrow 0$ V13 = 1: $SNZT2 = NOP$
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	ОР0А	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow 0$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P21, P20) ← (A1, A0)
_ _	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
peration	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 3
Input/Output o	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0 to 3
)/tndu	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ? (Y) = 0 to 3
<u> </u>		0	0	0	0	1	0	1	0	1	1	0	2	В			(1) = 0 10 3
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	(FR3) ← (A)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H.
_	_	Transfers the contents of timer 1 reload register R1L to timer 1.
-	_	Transfers the contents of timer 2 reload register R2L to timer 2.
V12 = 0: (T1F) = 1	_	When V12 = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1." When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	_	When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1." When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)
_	-	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A. "0" is stored to the bit 3 (A3) of register A.
_	_	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2.
_	_	Sets (1) to port D.
-	_	Clears (0) to a bit of port D specified by register Y.
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 ?	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Transfers the contents of register A to port output structure control register FR0.
_	_	Transfers the contents of register A to port output structure control register FR1.
_	_	Transfers the contents of register A to port output structure control register FR2.
_	_	Transfers the contents of register A to port output structure control register FR3.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of key-on wakeup control register KU to register A.



	INE INS		-		140	(11	10		וט	•		-5)	,,	,011	unu	eu)	I
Parameter						In	stru	ction	cod	е					er of ds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀	Hexa no	ade otati		Number words	Number of cycles	Function
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
_	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
ratio	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
Input/Output operation	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
Outpu	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)
put/C	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	E	1	1	(A) ← (PU1)
=	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	(PU2) ← (A)
	TAPU2	1	0	0	1	0	1	1	1	1	1	2	5	F	1	1	(A) ← (PU2)
	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	Α	1	1	(L1) ← (A)
	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	Α	1	1	(A) ← (L1)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7-SI4) \ (A) \leftarrow (SI3-SI0)$
ation	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
ace oper	SST	1	0	1	0	0	1	1	1	1	0	2	9	E	1	1	(SIOF) ← 0 Serial interface transmit/receive starting
Serial interface operation	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1		V23=0: (SIOF)=1? (SIOF) ← 0 V23 = 1: SNZSI = NOP
l o	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2	0	2	1	1	(J1) ← (A)
uo	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Derati	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	(RG ₀) ← (A ₀)
Clock operation	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
⁸	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K2.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU0 to register A.
_	_	Transfers the contents of register A to pull-up control register PU1.
_	_	Transfers the contents of pull-up control register PU1 to register A.
_	_	Transfers the contents of register A to pull-up control register PU2.
_	_	Transfers the contents of pull-up control register PU2 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register L1.
_	_	Transfers the contents of key-on wakeup control register L1 to register A.
-	_	Transfers the high-order 4 bits of serial interface register SI to register B, and transfers the low-order 4 bits of serial interface register SI to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of serial interface register SI, and transfers the contents of register A to the low-order 4 bits of serial interface register SI.
-	_	Clears (0) to SIOF flag and starts serial interface transmit/receive.
V23 = 0: (SIOF) =1	_	Clears (0) to SIOF flag and skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." When V23 = 1: This instruction is equivalent to the NOP instruction.
_	_	Transfers the contents of serial interface control register J1 to register A.
_	_	Transfers the contents of register A to serial interface control register J1.
_	_	Selects the RC oscillation circuit for main clock f(XIN).
_	_	Transfers the least significant bit (A ₀) of register A to clock control regiser RG.
_	_	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter						Ir	stru	ction	cod	le					ir of	ir of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal ion	Number of words	Number of cycles	Function
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) \((AD9-AD6) \) (A) \((AD5-AD2) \) Q13 = 1: (B) \((AD7-AD4) \) (A) \((AD3-AD0) \)
tion	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
A/D conversion operation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	Q13 = 0: (AD7–AD4) ← (B) (AD3–AD0) ← (A) Q13 = 1: TADAB = NOP
Sonve	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
A/D o	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	(ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? (ADF) ← 0 V22 = 1: SNZAD = NOP
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	RAM back-up
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ?, (WDF1) ← 0
Ď	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(UPTF) ← 0
	SUPT	0	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(UPTF) ← 1
	SVDE**	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	Voltage drop detection circuit valid at RAM back-up

Note: The SVDE instruction can be used only in the H version.



Skip condition	Carry flag CY	Datailed description
-	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1)
_	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (A3, A2) of register A. "0" is stored to the least significant bit (A0) of register A.
-	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. (Q13 = bit 3 of A/D control register Q1)
-	_	Transfers the contents of A/D control register Q1 to register A.
_	_	Transfers the contents of register A to A/D control register Q1.
-	_	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	_	When $V22 = 0$: Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When $V22 = 1$: This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
-	_	No operation; Adds 1 to program counter value, and others remain unchanged.
-	_	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. Operations of all functions are stopped.
_	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."
_	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
(WDF1) = 1	_	Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1." When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	_	System reset occurs.
_	_	Clears (0) to the high-order bit reference enable flag UPTF.
_	_	Sets (1) to the high-order bit reference enable flag UPTF.
_	_	Validates the voltage drop detection circuit at RAM back-up (only for the H version).



INSTRUCTION CODE TABLE

<u> </u>		1101	<u> </u>	<u> </u>							1					1		040000	044000
1	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
D3-D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F		18–1F
0000	0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16	_	_	BML	BML	BL	BL	ВМ	В
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17	_	_	BML	BML	BL	BL	ВМ	В
0010	2	POF	I	SZB 2	ı	_	TAX	A 2	LA 2	TABP 2	TABP 18	_	_	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	1	-	TAZ	A 3	LA 3	TABP 3	TABP 19	_	_	BML	BML	BL	BL	ВМ	В
0100	4	DI	RD	SZD	ı	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	_	_	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	_	_	BML	BML	BL	BL	ВМ	В
0110	6	RC	ı	SEAM	_	RTI	_	A 6	LA 6	TABP 6	TABP 22	_	_	BML	BML	BL	BL	ВМ	В
0111	7	sc	DEY	_	_	_	_	A 7	LA 7	TABP 7	TABP 23	_	_	BML	BML	BL	BL	ВМ	В
1000	8	_	AND	_	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	_	_	BML	BML	BL	BL	ВМ	В
1001	9	_	OR	TDA	_	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	_	_	BML	BML	BL	BL	ВМ	В
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26	_	_	BML	BML	BL	BL	ВМ	В
1011	В	AMC	I	_	ı	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	_	_	BML	BML	BL	BL	ВМ	В
1100	С	TYA	СМА	_	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	_	_	BML	BML	BL	BL	ВМ	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	_	_	BML	BML	BL	BL	ВМ	В
1110	Е	ТВА	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	_	_	BML	BML	BL	BL	ВМ	В
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	_	_	BML	BML	BL	BL	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	pppp
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



INSTRUCTION CODE TABLE (continued)

						<u> </u>												
]/[09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	-	_	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	-	-	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	-	TAJ1	TAMR	IAP2	_	-	T1HAB	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	_	_	_	TAI1		_	-	SVDE*	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	-	_	TAQ1	-	-	_	-	T2HAB	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	-	TK2A	_	TPSAB	-	_	-	TABPS	_	T2R2L	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	-	TMRA	_	_	-	TAK0	_	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	ı	TI1A	_	_	-	TAPU0	_	_	SNZAD	-	T1R1L	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	-	_	TFR0A	TSIAB	-	-		TABSI	SNZSI	_	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	TADAB	TALA	TAK1	_	TABAD	_	_	-	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	TL1A	_	TFR2A	_	TAL1	TAK2		_	-	_	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	ı	TK0A	TFR3A	_	TAW1	ı		-	_	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	-	-	_	_	TAW2	-	_	_	-	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	ı	_	TPU0A	_	ı	-	_	_	_	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	-	TPU1A	_	_	TAPU1	_	_	-	SST	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	TPU2A	_	TAW5	TAPU2	_	_	-	ADST	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "—."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word				
BL	10 0aaa aaa						
BML	10	0aaa	aaaa				
BLA	10 0p00 ppr						
BMLA	10	0p00	pppp				
SEA	00	0111	nnnn				
SZD	00	0010	1011				

• * can be used only in the H version.



Electrical characteristics

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	_	-0.3 to 6.5	V
Vı	Input voltage P0, P1, P2, D0–D3,	-	-0.3 to VDD+0.3	V
	RESET, XIN			
Vı	Input voltage INT, CNTR0, CNTR1, SIN, SCK -		-0.3 to VDD+0.3	V
Vı	Input voltage AIN0, AIN1, AIN4, AIN5	_	-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0-D3,	Output transistors in cut-off state	-0.3 to VDD+0.3	V
	RESET			
Vo	Output voltage CNTR0, CNTR1, Sout, Scк	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage XouT	-	-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range	_	-20 to 85	°C
Tstg	Storage temperature range	_	-40 to 125	°C



Recommended operating conditions 1

(Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions			Limits		Unit
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
VDD	Supply voltage	f(STCK) ≤ 6 MHz		4		5.5	V
	(with a ceramic resonator)	f(STCK) ≤ 4.4 MHz		2.7		5.5	
		f(STCK) ≤ 2.2 MHz		2.0		5.5	1
		f(STCK) ≤ 1.1 MHz		1.8		5.5	
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(with RC oscillation)						
Vdd	Supply voltage			1.8		5.5	V
	(with an on-chip oscillator)						
VRAM	RAM back-up voltage	(at RAM back-up)		1.6		5.5	V
Vss	Supply voltage				0		V
ViH	"H" level input voltage	P0, P1, P2, D0-D3		0.8VDD		VDD	V
		XIN		0.7VDD		VDD	
		RESET		0.85Vpd		VDD	
		INT, CNTR0, CNTR1, SIN, SCH	(0.85Vpd		VDD	
VIL	"L" level input voltage	P0, P1, P2, D0-D3		0		0.2VDD	V
		XIN		0		0.3VDD	1
		RESET		0		0.3VDD]
		INT, CNTR0, CNTR1, SIN, SCK		0		0.15VDD	
Іон(peak)	"H" level peak output current	P0, P1, P2, D0-D3	VDD = 5.0 V			-20	mA
. ,	, ,	CNTR0, CNTR1, SOUT, SCK	VDD = 3.0 V			-10	1
loн(avg)	"H" level average output current	P0, P1, P2, D0-D3	VDD = 5.0 V			-10	mA
` 0,	(Note)	CNTR0, CNTR1, SOUT, SCK	VDD = 3.0 V			-5	1
IoL(peak)	"L" level peak output current	P0, P1	VDD = 5.0 V			24	mA
" /		CNTR0, CNTR1, Sout, Sck	VDD = 3.0 V			12	1
		P2, RESET	VDD = 5.0 V			10	1
			VDD = 3.0 V			4.0	1
		Do, D1	VDD = 5.0 V			40	1
			VDD = 3.0 V			30	1
		D2, D3	VDD = 5.0 V			24	1
			VDD = 3.0 V			12	1
loL(avg)	"L" level average output current	P0, P1	VDD = 5.0 V			12	mA
(),	3 1	CNTR0, CNTR1, Sout, Sck	VDD = 3.0 V			6.0	1
		P2, RESET	VDD = 5.0 V			5.0	1
			VDD = 3.0 V			2.0	1
		Do, D1	VDD = 5.0 V			30	1
			VDD = 3.0 V			15	1
		D2, D3	VDD = 5.0 V			15	1
		,	VDD = 3.0 V			7.0	1
ΣΙΟΗ(avg)	"H" level total average current	P0, P1, CNTR0, CNTR1, Sout				-40	mA
(5.9)	2121 222 210.090 00.0011	P2, D0–D3				-40	1`
ΣIoL(avg)	"L" level total average current	P0, P1, CNTR0, CNTR1, Sout	. Sck			60	mA
LIOL(avg) Lilevel total average current		P2, D0–D3, RESET				60	1

Notes 1: The average output current (IOH, IOL) is the average value during 100 ms.


Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	one		Limits		Unit
Cymbol	T didinote:	Condition	,	Min.	Тур.	Max.	0
f(XIN)	Oscillation frequency	Through mode	VDD = 4.0 V to 5.5 V			6	MHz
	(with a ceramic resonator)		VDD = 2.7 V to 5.5 V			4.4	
			VDD = 2.0 V to 5.5 V			2.2	
			VDD = 1.8 V to 5.5 V			1.1	1
		Internal frequency divided	VDD = 2.7 V to 5.5 V			6	
		by 2	VDD = 2.0 V to 5.5 V			4.4	1
			VDD = 1.8 V to 5.5 V			2.2	1
		Internal frequency divided	VDD = 2.0 V to 5.5 V			6	
		by 4, 8 VDD = 1.8 V to 5.5 V				4.4	1
f(XIN)	Oscillation frequency	VDD = 2.7 V to 5.5 V				4.4	MHz
	(with RC oscillation) (Note 1)		1				
, ,	Oscillation frequency	Through mode	VDD = 4.0 V to 5.5 V			4.8	MHz
	(with a ceramic oscillation selected,		VDD = 2.7 V to 5.5 V			3.2	
	external clock input)		VDD = 2.0 V to 5.5 V			1.6	
			VDD = 1.8 V to 5.5 V			0.8	
		Internal frequency divided	VDD = 2.7 V to 5.5 V			4.8	
		by 2	VDD = 2.0 V to 5.5 V			3.2	
			VDD = 1.8 V to 5.5 V			1.6	1
		Internal frequency divided	VDD = 2.0 V to 5.5 V			4.8	1
		by 4, 8	VDD = 1.8 V to 5.5 V			3.2	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1			f	(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR0, CNTR1		3/f(STCK)			s
	("H" and "L" pulse width)						
f(Sck)	Serial interface external input period	Sck			f	(STCK)/6	Hz
tw(Sck)	Serial interface external input period	Sck		3/f(STCK)			s
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 \text{ V}$				100	μs
	valid supply voltage rising time (Note 2)						

Notes 1: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

2: If the rising time exceeds the maximum rating value, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.



System clock (STCK) operating condition map

Electrical characteristics 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
Symbol	i didilietei				Тур.	Max.	Offic
Voн	"H" level output voltage	VDD = 5.0 V	IOH = -10 mA	3.0			V
	P0, P1, P2, D0–D3		IOH = -3.0 mA	4.1			
	CNTR0, CNTR1, SOUT, SCK	VDD = 3.0 V	IOH = -5.0 mA	2.1			
			IOH = −1.0 mA	2.4			
Vol	"L" level output voltage	VDD = 5.0 V	IOL = 12 mA			2.0	V
	P0, P1		IOL = 4.0 mA			0.9	
	CNTR0, CNTR1, SOUT, SCK	VDD = 3.0 V	IOL = 6.0 mA			0.9]
			IOL = 2.0 mA			0.6	
VoL	"L" level output voltage	VDD = 5.0 V	IOL = 5.0 mA			2.0	V
	P2, RESET		IOL = 1.0 mA			0.6	
		VDD = 3.0 V	IOL = 2.0 mA			0.9]
VoL	"L" level output voltage	VDD = 5.0 V	IOL = 30 mA			2.0	V
	Do, D1		IOL = 10 mA			0.9	
		VDD = 3.0 V	IOL = 15 mA			2.0	1
			IOL = 5.0 mA			0.9	1
VoL	"L" level output voltage VDD = 5.0 V IOL = 15 mA		IOL = 15 mA			2.0	V
	D2, D3		IOL = 5.0 mA			0.9]
		VDD = 3.0 V	IOL = 9.0 mA			1.4	
			IOL = 3.0 mA			0.9	
IIН	"H" level input current	VI = VDD	1			2.0	μΑ
	P0, P1, P2, D0–D3						
	RESET, INT						
	CNTR0, CNTR1, SIN, SCK						
IIL	"L" level input current	VI = 0 V P0, P1, P2, D2,	D3 No pull-up			-2.0	μΑ
	P0, P1, P2, D0–D3						
	RESET, INT						
	CNTR0, CNTR1, SIN, SCK						
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5.0 V	30	60	125	kΩ
	P0, P1, P2, D2, D3, RESET		VDD = 3.0 V	50	120	250	1
VT+ - VT-	Hysteresis RESET	VDD = 5.0 V	-		1.0		V
		VDD = 3.0 V			0.4		1
VT+ - VT-	Hysteresis INT, CNTR0, CNTR1	VDD = 5.0 V			0.2		V
	SIN, SCK	VDD = 3.0 V			0.2		
f(RING)	On-chip oscillator clock frequency	VDD = 5.0 V		200	500	700	kHz
 ` ′	, , , , , , , , , , , , , , , , , , , ,	VDD = 3.0 V		100	250	400	1
		VDD = 1.8 V		30	120	200	1
Δ f(XIN)	Oscillation frequency error (Note 1)	VDD = 5.0 V ± 10 %, Ta =	center 25 °C			±17	%
	(at RC oscillation, error value of external R, C not included)	$VDD = 3.0 V \pm 10 \%$, Ta =				±17	

Notes 1: When the RC oscillation is used, use a 33 pF capacitor externally.

Electrical characteristics 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test cor	ditions	Limits			Unit
Syllibol		raiametei	rest cor	iditions	Min.	71		Unit
IDD	Supply current	at active mode	VDD = 5.0 V	f(STCK) = f(XIN)/8		1.2	2.4	mA
		(with a ceramic resonator)	f(XIN) = 6.0 MHz	f(STCK) = f(XIN)/4		1.3	2.6	
		(Notes 1, 2)	f(RING) = stop	f(STCK) = f(XIN)/2		1.6	3.2	
				f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5.0 V	f(STCK) = f(XIN)/8		0.9	1.8	mA
			f(XIN) = 4.0 MHz	f(STCK) = f(XIN)/4		1	2	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.2	2.4	
				f(STCK) = f(XIN)		1.6	3.2	
			VDD = 3.0 V	f(STCK) = f(XIN)/8		0.2	0.4	mA
			f(XIN) = 2.0 MHz	f(STCK) = f(XIN)/4		0.25	0.5	
			f(RING) = stop	f(STCK) = f(XIN)/2		0.3	0.6	
				f(STCK) = f(XIN)		0.4	0.8	
		at active mode	VDD = 5.0 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		60	120	
		(Notes 1, 2)	f(RING) = operating	f(STCK) = f(RING)/2		80	160	
				f(STCK) = f(RING)		120	240	
			VDD = 3.0 V	f(STCK) = f(RING)/8		10	20	μΑ
			f(XIN) = stop	f(STCK) = f(RING)/4		13	26	
			f(RING) = opertaing	f(STCK) = f(RING)/2		19	38	
				f(STCK) = f(RING)		31	62	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μΑ
		(POF instruction execution)	VDD = 5.0 V				10	
		(Note 3)	VDD = 3.0 V				6	

Notes 1: When the A/D converter is used, the A/D operation current (IADD) is included.

^{2:} In the M34508G4H, the voltage drop detection circuit operation current (IRST) is added.


^{3:} In the M34508G4H, when the SVDE instruction is executed, the voltage drop detection circuit operation current (IRST) is added.


A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions		Unit		
Syllibol	Farameter	Conditions	Min.	Тур.	Max.	Offic
VDD	Supply voltage	Ta = 0 °C to 50 °C	2.0		5.5	V
		Ta = −20 °C to 85 °C	2.7		5.5	
VIA	Analog input voltage		0		Vdd	V
f(ADCK)	A/D clock frequency (Note)	VDD = 4.0 V to 5.5 V	0.8		334	kHz
		VDD = 2.7 V to 5.5 V	0.8		123	
		VDD = 2.2 V to 5.5 V	0.8		61.2	
		VDD = 2.0 V to 5.5 V	0.8		15.3	

Note: Definition of A/D conversion clock (ADCK)





A/D clock (ADCK) operating condition map

A/D converter characteristcs

(Ta = -20 °C to 85 °C, unless otherwise noted)

Cymbol	Doromotor	Toot conditions		Limits		Unit	
Symbol	VDD = 3.075 V $VDD = 5.12 V$ $VDD = 2.56 V$ $VDD = 3.075 V$ $VDD = 3.075 V$ $VDD = 5.12 V$	Min.	Тур.	Max.	Office		
-	Resolution				10	bits	
_	Linearity error	Ta = 0 °C to 50 °C, 2.2 V \leq VDD < 2.7 V			±4.0	LSB	
		Ta = -20 °C to 85 °C, 2.7 V \leq VDD \leq 5.5 V			±2.0		
_	Differential non-linearity error	Ta = 0 °C to 50 °C, 2.2 V ≤ VDD < 2.7 V			±0.9	LSB	
		Ta = -20 °C to 85 °C, 2.7 V \leq VDD \leq 5.5 V			±0.9	1	
Vот	Zero transition voltage	VDD = 2.56 V	0	7.5	15	mV	
		VDD = 3.075 V	0	7.5	15		
		VDD = 5.12 V	0	10	20		
VFST	Full-scale transition voltage	VDD = 2.56 V	2552.5	2560	2567.5	mV	
		VDD = 3.075 V	3064.5	3072	3079.5		
		VDD = 5.12 V	5100	5110	5120]	
_	Absolute accuracy	Ta = 0 °C to 50 °C, 2.0 V \leq VDD < 2.2 V			±8.0	LSB	
	(Quantization error excluded)						
IAdd	A/D operating current (Note 1)	VDD = 5.0 V		300	900	μΑ	
		VDD = 3.0 V		100	300		
TCONV	A/D conversion time	f(ADCK) = 334 kHz			31	μs	
		f(ADCK) = 123 kHz			85		
		f(ADCK) = 61.2 kHz			169		
		f(ADCK) = 15.3 kHz			676	1	
-	Comparator resolution				8	bits	
_	Comparator error (Note 2)	VDD = 2.56 V			± 15	mV	
		VDD = 3.072 V			± 15		
		VDD = 5.12 V			± 20	1	
-	Comparator comparison time	f(ADCK) = 334 kHz			4	μs	
		f(ADCK) = 123 kHz			11	7	
		f(ADCK) = 61.2 kHz			22		
		f(ADCK) = 15.3 kHz			88		

Notes 1: When the A/D converter is used, the IADD is included to IDD.

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



^{2:} As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V_{ref} which is generated by the built-in DA converter can be obtained by the following formula.

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Cumbal	Doromotor	Test conditions		Limits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	- Uniii
Vrst-	Detection voltage	Ta = 25 °C		2.6		V
	(reset occurs) (Note 2)	-20 °C ≤ Ta < 0 °C	2.5		3.1	
		0 °C ≤ Ta < 50 °C	2.2		3	
		50 °C ≤ Ta ≤ 85 °C	2		2.7	
VRST+	Detection voltage	Ta = 25 °C		2.7		V
	(reset release) (Note 3)	-20 °C ≤ Ta < 0 °C	2.6		3.2	
		0 °C ≤ Ta < 50 °C	2.3		3.1	
		50 °C ≤ Ta ≤ 85 °C	2.1		2.8	
VRST+-	Detection voltage hysteresis			0.1		V
VRST ⁻						
IRST	Operation current (Note 4)	VDD = 5 V		50	100	μΑ
		VDD = 3 V		30	60	
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms


Notes 1: The voltage drop detection circuit is equipped with only the M34508G4H.


- 2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
- 3: The detection voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
- 4: In the M34508G4H, IRST is added to IDD (supply current).
- 5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-- 0.1 V].

Basic timing diagram

Machine cycle Parameter Pin name			Mi	Mi+1		
System clock	STCK					
Port output	D ₀ -D ₃ P ₀ -P ₀ 3 P ₁ 0-P ₁ 3 P ₂ 0, P ₂ 1		X			
Port input	D ₀ –D ₃ P ₀ ₀ –P ₀ ₃ P ₁ ₀ –P ₁ ₃ P ₂ ₀ , P ₂ ₁			X		
Interrupt input	INT			X		

Package outline





REVISION HISTORY 4508 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Mar. 25, 2005	ı	First edition issued
1.01	Aug. 12, 2005	1	Information about the PLSP0020JB-A package products.
			"PLSP0020JB-A (20P2F-A)" added to PIN CONFIGURATION.
		17	ROM Code Protect Address added.
		52	Table 20: Some description about Port P1 added.
		57	Fig.52 revised.
		58	Fig.54 revised.
			"DATA REQUIRED FOR QzROM WRITING ORDERS" added.
		62	Notes On ROM Code Protect added.
		130	A/D converter characteristics:
			Linearity error, Differential non-linearity error and Absolute accuracy
			ightarrow Parameters and Test conditions revised.
		131	Voltage drop detection circuit characteristics: $VRST^-$, $VRST^+ \rightarrow Test$ conditions revised.
		132	PLSP0020JB-A package added.
1.02	Dec. 22, 2006	2	Block diagram: "Power-on reset circuit" added.
		5, 63	Description (Note 4) about SCK pin revised.
		26	TIMER: Description revised and Structure of Timer 2 in Table 9 revised.
		28	Fig.23: INSTCK (wrong) → INTSNC (correct)
		30	(2) Prescaler: PRS → RPS
			(3) Timer $\underline{3} \rightarrow \text{Timer } \underline{1}$
		43	SERIAL I/O: Table 14: Note revised.
		53	Fig. 46: Notes revised.
		58	Table 23: Changes referring ahead and note 5 added.
		59 to 61	QzROM Writing Mode added.
		63	LIST OF PRECAUTIONS: Mulfunction revised.
		68 to 71	NOTES ON NOISE added.
		77	Description of Port output structure control register FR2 and FR3 revised.
		103	Instruction code of TAL1 revised. Description of TALA revised.
		107	TC1A eliminated.
		117	Detailed description of TEAB revised.
		134	f(SCK): Serial interface external input frequency →
		405	Serial interface external input period
		135	Δ f(XIN): Ta = <u>around</u> 25 °C \rightarrow <u>center</u> 25 °C
		137	Figure title revised, "When ceramic resonator is used" deleted.
		139	Note 4: (power current) \rightarrow (supply current)
		\rightarrow	Pages 80–82, 94, 95, 115, 122–129:
			Description of SNZ0, SNZT1, SNZT2, SNZAD, SNZSI and WRST instructions revised.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510