

### LMH6703

### 1.2 GHz, Low Distortion Op Amp with Shutdown

### **General Description**

The LMH™6703 is a very wideband, DC coupled monolithic operational amplifier designed specifically for ultra high resolution video systems as well as wide dynamic range systems requiring exceptional signal fidelity. Benefiting from National's current feedback architecture, the LMH6703 offers a practical gain range of ±1 to ±10 while providing stable operation without external compensation, even at unity gain. At a gain of +2 the LMH6703 supports ultra high resolution video systems with a 750 MHz 2  $V_{PP}$  –3 dB Bandwidth. With 12-bit distortion levels through 10 MHz ( $R_L = 100\Omega$ ), and a 2.3nV/ √Hz input referred noise, the LMH6703 is the ideal driver or buffer for high speed flash A/D and D/A converters. Wide dynamic range systems such as radar and communication receivers requiring a wideband amplifier offering exceptional signal purity will find the LMH6703's low input referred noise and low harmonic distortion an attractive solution.


### **Features**


- -3 dB bandwidth ( $V_{OUT} = 0.5 V_{PP}, A_V = +2$ ) 1.2 GHz
- 2<sup>nd</sup>/3<sup>rd</sup> harmonics (20 MHz, SOT23-6) —69/–90 <u>dBc</u>
  - Low noise 2.3nV/√Hz
- Fast slew rate 4500 V/µs
- Supply current 11 mA
- Output current
   Low differential gain and phase
   0.01%/0.02°

### **Applications**

- RGB video driver
- High resolution projectors
- Flash A/D driver
- D/A transimpedance buffer
- Wide dynamic range IF amp
- Radar/communication receivers
- DDS post-amps
- Line driver

### **Connection Diagrams**





### **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin SOIC	LMH6703MA	LMH6703MA	95 Units/Rail	M08A	
6-FIII 30IC	LMH6703MAX	LIVINO703IVIA	2.5k Units Tape and Reel	IVIUOA	
6-Pin SOT23	LMH6703MF	AR1A	1k Units Tape and Reel	MF06A	
	LMH6703MFX	ANIA	3k Units Tape and Reel	IVIFUOA	

LMH™ is a trademark of National Semiconductor Corporation

Absolute Maximum Ratings (Note 1) 河"山州城市沿路中岛市建立等。cified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 5)

Human Body Model 2000V Machine Model 200V  $V_S$ ±6.75V  $I_{OUT}$ (Note 3) Common Mode Input Voltage  $V^-$  to  $V^+$ Maximum Junction Temperature +150°C Storage Temperature Range -65°C to +150°C Soldering Information

Infrared or Convection (20 sec.) 235°C Wave Soldering (10 sec.) 260°C

### **Operating Ratings** (Note 1)

Operating Temperature Range -40°C to +85°C ±4V to ±6V Supply Voltage Range

Package Thermal Resistance  $(\theta_{JA})$  (Note 4)

6-Pin SOT23 208°C/W 8-Pin SOIC 160°C/W

### **Electrical Characteristics** (Note 2)

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C,  $A_V$  = +2,  $V_S$  = ±5V,  $R_L$  = 100 $\Omega$ ,  $R_F$  = 560 $\Omega$ ,  $\overline{SD}$  = Floating. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
Frequency	/ Domain Performance				ı	
SSBW	-3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}, A_V = +1$		1800		- MHz
		$V_{OUT} = 0.5 V_{PP}, A_V = +2$		1200		
		V <sub>OUT</sub> = 2 V <sub>PP</sub>		750		
		$V_{OUT} = 4 V_{PP}$		500		
GF	0.1 dB Gain Flatness	$V_{OUT} = 0.5 V_{PP}$		150		MHz
		$V_{OUT} = 2 V_{PP}$		150		
DG	Differential Gain	$R_L = 150\Omega$ , 4.43 MHz		0.01		%
DP	Differential Phase	$R_L = 150\Omega, 4.43 \text{ MHz}$		0.02		deg
Time Dom	ain Response		'		•	•
t <sub>r</sub>	Rise Time	2V Step, 10% to 90%		0.5		ns
		6V Step, 10% to 90%		1.05		ns
t <sub>f</sub>	Fall Time	2V Step, 10% to 90%		0.5		ns
'		6V Step, 10% to 90%		1.05		ns
SR	Slew Rate	4V Step, 10% to 90% (Note 6)		4200		V/µs
		6V Step, 10% to 90% (Note 6)		4500		V/µs
t <sub>s</sub>	Settling Time	2V Step, V <sub>OUT</sub> within 0.1%		10		ns
Distortion	And Noise Response		-1		ı	
HD2	2 <sup>nd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 5 MHz, SOT23-6		-87		
		2 V <sub>PP</sub> , 20 MHz, SOT23-6		-69		dBc
		2 V <sub>PP</sub> , 50 MHz, SOT23-6		-60		
HD3	3 <sup>rd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 5 MHz, SOT23-6		-100		dBc
		2 V <sub>PP</sub> , 20 MHz, SOT23-6		-90		
		2 V <sub>PP</sub> , 50 MHz, SOT23-6		-70		
IMD	3 <sup>rd</sup> Order Intermodulation Products	50 MHz, $P_O = 5$ dBm/ tone		-80		dBc
e <sub>n</sub>	Input Referred Voltage Noise	>1 MHz		2.3		nV/ √Hz
i <sub>n</sub>	Input Referred Noise Current	Inverting Pin >1 MHz		18.5		pA/ √Hz
	Input Referred Noise Current	Non-Inverting Pin >1 MHz		3		pA/ √Hz
Static, DC	Performance	•	•	•		•
V <sub>OS</sub>	Input Offset Voltage			±1.5	±7 <b>±9</b>	mV

### Electrical Characteristics (Note 2) (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 8)	(Note 7)	(Note 8)	
TCV <sub>OS</sub>	Input Offset Voltage Average Drift	(Note 10)		22		μV/°C
I <sub>B</sub>	Input Bias Current	Non-Inverting (Note 9)		-7	±20	μΑ
		Inverting (Note 9)			±23	
'B				-2	±35	
					±44	
TCI <sub>B</sub>	Input Bias Current Average Drift	Non-Inverting (Note 10)		+30		nA/°C
		Inverting (Note 10)		-70		
$V_{O}$	Output Voltage Range	R <sub>L</sub> = ∞	±3.3	±3.45		
		$R_L = 100\Omega$	±3.2	±3.4		V
			±3.14			
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.0 V \text{ to } \pm 6.0 V$	48	52		dB
			46			
CMRR	Common Mode Rejection Ratio	$V_{CM} = -1.0V \text{ to } +1.0V$	45	47		dB
	10 10 15 11 1	<u> </u>	44	44	40.5	
Is	Supply Current (Enabled)	$\overline{SD} = 2V, R_L = \infty$		11	12.5	mA
	Cupply Current (Disabled)	<u>SD</u> = 0.8V, R <sub>L</sub> = ∞		0.0	15.0	
	Supply Current (Disabled)	$SD = 0.6V, H_L = \infty$		0.2	0.900 <b>0.935</b>	mA
Miscelland	eous Performance				0.933	
R <sub>IN+</sub>	Non-Inverting Input Resistance			1		ΜΩ
	Inverting Input Resistance	Output Impedance of Input		30		Ω
R <sub>IN</sub> _	inverting input nesistance	Buffer		30		22
C <sub>IN</sub>	Non-Inverting Input Capacitance			0.8		pF
R <sub>O</sub>	Output Resistance	Closed Loop		0.05		Ω
CMVR	Input Common Mode Voltage Range	CMRR ≥ 40 dB	±1.9			V
Io	Linear Output Current	$V_{IN} = 0V, V_{OUT} \le \pm 80 \text{ mV}$	±55	±90		mA
	sable Performance (Disabled Low)		'			
T <sub>ON</sub>	Enable Time			10		ns
T <sub>OFF</sub>	Disable Time			10		ns
	Output Glitch			50		$mV_{PP}$
V <sub>IH</sub>	Enable Voltage	$\overline{SD} \ge V_{IH}$	2.0			V
V <sub>IL</sub>	Disable Voltage	SD ≤ V <sub>IL</sub>			0.8	V
I <sub>IH</sub>	Disable Pin Bias Current, High	SD = V <sup>+</sup> (Note 9)		-7	±70	μA
I <sub>IL</sub>	Disable Pin Bias Current, Low	SD = 0V (Note 9)	-50	-240	-400	μA
I <sub>OZ</sub>	Disabled Output Leakage Current	$V_{OUT} = \pm 1.8V$		0.07	±25	^
					±40	μΑ

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

**Note 2:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Note 3: The maximum output current ( $I_{OUT}$ ) is determined by device power dissipation limitations.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for package soldered directly into a 2 layer PC board with zero air flow.

**Note 5:** Human body model: 1.5 k $\Omega$  in series with 100 pF. Machine model:  $0\Omega$  in series with 200 pF.

Note 6: Slew Rate is the average of the rising and falling edges.

Note 7: Typical numbers are the most likely parametric norm.


Note 8: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.

Note 9: Negative input current implies current flowing out of the device.


Note 10: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

## Typical Performance Characteristics $(A_V = +2, R_L = 100\Omega, V_S = \pm 5V, R_F = 560\Omega, T_A = +25^{\circ}C,$ 即以外域的函数的数据。


### Small Signal Non-Inverting Frequency Response (SOT23)




### Large Signal Frequency Response (SOT23)




### **Small Signal Non-Inverting Frequency Response** (SOIC)




### Large Signal Frequency Response (SOT23)



### **Small Signal Inverting Frequency Response** (SOT23)




### Large Signal Frequency Response (SOIC)




## Typical Performance Characteristics ( $A_V=+2$ , $R_L=100\Omega$ , $V_S=\pm5V$ , $R_F=560\Omega$ , $T_A=+25^{\circ}C$ , SO整領,"山林紀 6763844 (Continued)


## Large Signal Frequency Response (SOIC)




### Large Signal Pulse Response




### Harmonic Distortion vs. Output Voltage




### **Small Signal Pulse Response**




### Harmonic Distortion vs. Frequency




### Harmonic Distortion vs. Load




## Typical Performance Characteristics ( $A_V = +2$ , $R_L = 100\Omega$ , $V_S = \pm 5V$ , $R_F = 560\Omega$ , $T_A = +25$ °C, p"L\$\\dagger{1}\$\\dagger{1}\$\\dagger{1}\$\\dagger{1}\$\\dagger{1}\$\\dagger{1}\$\\dagger{1}\\dagger{1}\\dagger{1}\dagger







TEST TONE POWER INTO  $100\Omega$  LOAD (dBm)




CMRR vs. Frequency



**Differential Gain** 




Noise




20110632


### PSRR vs. Frequency




## Typical Performance Characteristics ( $A_V = +2$ , $R_L = 100\Omega$ , $V_S = \pm 5V$ , $R_F = 560\Omega$ , $T_A = +25$ °C, SO重領,"山州結合研究が紹介。中央




### $R_{ISO}$ vs. $C_{LOAD}$ (See Applications Section)



### Inverting Input Bias vs. Temperature




### Disable Output Glitch




### Non-Inverting Input Bias vs. Temperature

20110631




### Input Offset vs. Temperature




Typical Performance Characteristics ( $A_V = +2$ ,  $R_L = 100\Omega$ ,  $V_S = \pm 5V$ ,  $R_F = 560\Omega$ ,  $T_A = +25$ °C, ip "Lਤ\\dagger 13\\dagger 148\\dagger 00\\dagger 148\\dagger 19\\dagger 180\\dagger 180\\d





### Voltage Swing vs. Temperature



### **Application Section**

查询"LMH6703MA"供应商




FIGURE 1. Recommended Non-Inverting Gain Circuit (SOIC Pinout Shown)




FIGURE 2. Recommended Inverting Gain Circuit (SOIC Pinout Shown)

### **GENERAL DESCRIPTION**

The LMH6703 is a high speed current feedback amplifier, optimized for excellent bandwidth, gain flatness, and low distortion. The loop gain for a current feedback op amp, and hence the frequency response, is predominantly set by the feedback resistor value. The LMH6703 in the SOT23-6 package is optimized for use with a  $560\Omega$  feedback resistor. The LMH6703 in the SOIC package is optimized for use with a  $390\Omega$  feedback resistor. Using lower values can lead to excessive ringing in the pulse response while a higher value will limit the bandwidth. Application Note OA-13 discusses this in detail along with the occasions where a different  $R_{\rm F}$  might be advantageous.

### **EVALUATION BOARDS**

Device	Package	Evaluation Board Part Number
LMH6703MF	SOT23-6	CLC730216
LMH6703MA	SOIC	CLC730227

An Evaluation Board is shipped upon request when a sample order is placed with National Semiconductor.

### FEEDBACK RESISTOR SELECTION

One of the key benefits of a current feedback operational amplifier is the ability to maintain optimum frequency response independent of gain by using appropriate values for the feedback resistor ( $R_{\rm F}$ ). The Electrical Characteristics and Typical Performance plots specify an  $R_{\rm F}$  of  $560\Omega$  ( $390\Omega$  for the SOIC package), a gain of +2 V/V and  $\pm5$ V power supplies (unless otherwise specified). Generally, lowering  $R_{\rm F}$  from it's recommended value will peak the frequency response and extend the bandwidth while increasing the value of  $R_{\rm F}$  will cause the frequency response to roll off faster. Reducing the value of  $R_{\rm F}$  too far below it's recommended value will cause overshoot, ringing and, eventually, oscillation




FIGURE 3. Recommended  $R_{\rm F}$  vs. Gain

Since a current feedback amplifier is dependant on the value of  $R_{\rm F}$  to provide frequency compensation and since the value of  $R_{\rm F}$  can be used to optimize the frequency response, different packages use different  $R_{\rm F}$  values. As shown in Figure 3, Recommended  $R_{\rm F}$  vs. Gain, the SOT23-6 and the SOIC package use different values for the feedback resistor,  $R_{\rm F}$ . Since each application is slightly different, it is worth some experimentation to find the optimal  $R_{\rm F}$  for a given circuit. In general, a value of  $R_{\rm F}$  that produces  $\approx\!0.1$  dB of peaking is the best compromise between stability and maximum bandwidth. Note that it is not possible to use a current feedback amplifier with the output shorted directly to the inverting input. The buffer configuration of the LMH6703 requires a  $560\Omega$  (390 $\Omega$  for SOIC package) feedback resistor for stable operation.

The LMH6703 was optimized for high speed operation. As shown in  $\it Figure~3$ , the suggested value for  $R_F$  decreases for higher gains. Due to the output impedance of the input buffer, there is a practical limit for how small  $R_F$  can go, based on the lowest practical value of  $R_G$ . This limitation applies to both inverting and non inverting configurations. For the LMH6703 the input resistance of the inverting input is approximately  $30\Omega$  and  $20\Omega$  is a practical (but not hard and fast) lower limit for  $R_G$ . The LMH6703 begins to operate in a gain bandwidth limited fashion in the region when  $R_G$  is nearly equal to the input buffer impedance. Note that the

### **Application Section** (Continued)

Limiter will operate with  $\mathbf{B}_{\mathrm{G}}$  values well below  $20\Omega$ , however results may be substantially different than predicted from ideal models. In particular the voltage potential between the Inverting and Non-Inverting inputs cannot be expected to remain small.

Inverting gain applications that require impedance matched inputs may limit gain flexibility somewhat (especially if maximum bandwidth is required). The impedance seen by the source is  $R_G$  II  $R_T$  ( $R_T$  is optional). The value of  $R_G$  is  $R_F$  /Gain. Thus for a SOT23 in a gain of -5V/V, an  $R_F$  of  $460\Omega$  is optimum and  $R_G$  is  $92\Omega.$  Without a termination resistor,  $R_T$ , the input impedance would equal  $R_G$ ,  $92\Omega.$  Using an  $R_T$  of  $109\Omega$  will set the input resistance to match a  $50\Omega$  source. Note that source impedances greater then  $R_G$  cannot be matched in the inverting configuration.

For more information see Application Note OA-13 which describes the relationship between  $R_{\text{F}}$  and closed-loop frequency response for current feedback operational amplifiers. The value for the inverting input impedance for the LMH6703 is approximately  $30\Omega.$  The LMH6703 is designed for optimum performance at gains of +1 to +10 V/V and -1 to -9 V/V. Higher gain configurations are still useful, however, the bandwidth will fall as gain is increased, much like a typical voltage feedback amplifier.

The LMH6703 data sheet shows both SOT23-6 and SOIC data in the Electrical Characteristic section to aid in selecting the right package. The Typical Performance Characteristics section shows SOT23-6 package plots only.

### CAPACITIVE LOAD DRIVE




FIGURE 4. Decoupling Capacitive Loads

Capacitive output loading applications will benefit from the use of a series output resistor  $R_{\rm ISO}$ . Figure 4 shows the use of a series output resistor,  $R_{\rm ISO}$ , to stabilize the amplifier output under capacitive loading. Capacitive loads from 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The chart "Suggested  $R_{\rm ISO}$  vs. Cap Load" gives a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for 0.5 dB or less of peaking in the frequency response. This produces a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of  $R_{\rm ISO}$  can be reduced slightly from the recommended values

### DC ACCURACY AND NOISE

Example below shows the output offset computation equation for the non-inverting configuration (see Figure 1) using the typical bias current and offset specifications for  $A_V=+2$ : Output Offset :  $V_O=(I_{BN}\cdot R_{IN}\pm V_{OS})\,(1+R_F/R_G)\pm I_{BI}\cdot R_F$  Where  $R_{IN}$  is the equivalent input impedance on the non-inverting input.

Example computation for A<sub>V</sub> = +2, R<sub>F</sub> =  $560\Omega$ , R<sub>IN</sub> =  $25\Omega$ : V<sub>O</sub> = (7  $\mu$ A ·  $25\Omega$  ± 1.5 mV) (1 + 560/560) ±  $2\mu$ A ·  $560\approx$  -3.7 mV to 4.5 mV

A good design, however, should include a worst case calculation using Min/Max numbers in the data sheet tables, in order to ensure "worst case" operation.

Further improvement in the output offset voltage and drift is possible using the composite amplifiers described in Application Note OA-7. The two input bias currents are physically unrelated in both magnitude and polarity for the current feedback topology. It is not possible, therefore, to cancel their effects by matching the source impedance for the two inputs (as is commonly done for matched input bias current devices).

The total output noise is computed in a similar fashion to the output offset voltage. Using the input noise voltage and the two input noise currents, the output noise is developed through the same gain equations for each term but combined as the square root of the sum of squared contributing elements. See Application Note OA-12 for a full discussion of noise calculations for current feedback amplifiers.

### PRINTED CIRCUIT LAYOUT

Whenever questions about layout arise, use the evaluation board as a guide. The CLC730216 is the evaluation board supplied with SOT23-6 samples of the LMH6703 and the CLC730227 is the evaluation board supplied with SOIC samples of the LMH6703.

To reduce parasitic capacitances, ground and power planes should be removed near the input and output pins. Components in the feedback path should be placed as close to the device as possible to minimize parasitic capacitance. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends.

Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each voltage rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located further from the device, the smaller ceramic bypass capacitors should be placed as close to the device as possible. In Figure 1 and Figure 2  $C_{\rm SS}$  is optional, but is recommended for best second order harmonic distortion.

## Application Section (Continued) vip 高祖 (Continued) VID (Conti




FIGURE 5. Typical Video Application

The LMH6703 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless with DG of 0.01% and DP of 0.02°. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitance from the amplifier output stage. Figure 5 shows a typical configuration for driving 75 $\Omega$  cable. The amplifier is configured for a gain of two compensating for the 6 dB loss due to  $R_{\rm OUT}$ .

### **ENABLE/DISABLE**





FIGURE 6. SD Pin Simplified Schematic (SOT23 Pinout Shown)


For  $\pm 5V$  supplies only the LMH6703 has a TTL logic compatible disable function. Apply a logic low (<.8V) to the  $\overline{SD}$  pin and the LMH6703 is disabled. Apply a logic high (>2.0V), or let the pin float and the LMH6703 is enabled. Voltage, not current, at the Shutdown pin  $(\overline{SD})$  determines the enable/ disable state. Care must be exercised to prevent the shutdown pin voltage from going more than 0.8V below the midpoint of the supply voltages (0V with split supplies, V+/2 with single supply biasing). Doing so could cause transistor Q1 to Zener resulting in damage to the disable circuit (See Figure 6). The core amplifier is unaffected by this, but the shutdown operation could become permanently slower as a result.


Disabled, the LMH6703 inputs and output become high impedances. While disabled the LMH6703 quiescent current is approximately 200  $\mu A.$  Because of the pull up resistor on the shutdown circuit, the  $I_{CC}$  and  $I_{EE}$  currents (positive and negative supply currents respectively) are not balanced in the disabled state. The positive supply current ( $I_{CC}$ ) is approximately 300  $\mu A$  while the negative supply current ( $I_{EE}$ ) is only 200  $\mu A.$  The remaining  $I_{EE}$  current of 100  $\mu A$  flows through the shutdown pin.

The disable function can be used to create analog switches or multiplexers. Implement a single analog switch with one LMH6703 positioned between an input and output. Create an analog multiplexer with several LMH6703's and tie the outputs together.


# Physical Dimensions inches (millimeters) 可以此外的例如如何的例如如何的例如如何的问题。










8-Pin SOIC NS Package Number M08A









CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS

MF06A (Rev B)

6-Pin SOT23 **NS Package Number M06A** 

### **Notes**

查询"LMH6703MA"供应商

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe Support@psc.com

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560