

CMOS Hex Buffers/Converters

High-Voltage Types (20-Volt Rating)

Inverting Type: CD4009UB Non-Inverting Type: CD4010B

■ CD4009UB and CD4010B Hex Buffer/Converters may be used as CMOS to TTL or DTL logic-level converters or CMOS high-sink-current drivers.

The CD4049UB and CD4050B are preferred hex buffer replacements for the CD4009UB and CD4010B, respectively, in all applications except multiplexers. For applications not requiring high sink current or voltage conversion, the CD4069UB Hex Inverter is recommended.

The CD4009UB and CD4010B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shink small-outline packages (PW and PWR suffixes).

MAYIMIM PATINGS Absolute-Maximum Values


CD4009UB, CD4010B Types

Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings


Applications:


- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMQS high-to-low logic-level converter
- Multiplexer 1 to 6 or 6 to 1



TERMINAL ASSIGNMENTS

MAXIMUM RATINGS, Absolute-Maximum values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	e Types)
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stq})	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s m	nax +265°C








Fig. 3 — Minimum and maximum voltage transfer characteristics—CD4009UB.




Fig. 1 — Schematic diagram of CD4009UB— 1 of 6 identical stages.





Fig. 2 — Schematic diagram of CD4010B— 1 of 6 identical stages.





CD4009UB, CD4010B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHADAGTEDIGTIC	Li		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA = Full			
Package Temperature Range), VDD	3	18	V
V _{CC} *	3	V _{DD}	1
Input Voltage Range (V _I)	Vcc*	V _{DD}	V

^{*}The CD4009UB and CD4010B have high-to-low level voltage conversion capability but not low-to-high level, therefore it is recommended that $V_{DD} > V_I > V_{CC}$.




Fig. 4 — Typical voltage transfer characteristics as function of temp.—CD4009UB.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC		NDITI			LIMITS AT INDICATED TEMPERATURES (°C)					UNITS		
	(V)	V _{IN}	V _{DD}	-55	-40	+85	+125		+25	T		
Quiescent	101	-	5	1				Min.	Тур.	Max.		
Device		0,5	10	2	2	30 60	30 60		0.02	1		
Current, IDD	H	0,15	15	4	4	120	120		0.02	2	μΑ	
Max.	-	0,13	20	20	20	600	600	 -	0.02	20		
Output Low	0.4	0,5	4.5	3.2	3.1	2.1	1.8	2.6	3.4	20		
(Sink)	0.4	0.5	5	3.75	3.6	2.4	2.1	3	4			
Current	0.5	0,10	10	10	9.6	6.4	5.6	8	10	_		
IOL Min.	1.5	0,15	15	30	40	19	16	24	36	_		
Output High	4.6	0,5	5	-0.25	-0.23	-0.18	-0.15	-0.2	-0.4	_	mA	
(Source)	2.5	0,5	5	-1	-0.9	-0.65	-0.58	0.8	-1.6			
Current	9.5	0,10	10	-0.55	-0.5	-0.38	-0.33	-0.45	-0.9	_		
I _{OH} Min.	13.5	0,15	15	-1.65	-1.6	-1.25	-1.1	-1.5	-3	_		
Output Voltage:	_	0,5	5	0.05				_	0	0.05		
Low-Level,	_	0,10	10		0.	05			0	0.05		
VOL Max.	<u> </u>	0,15	15	0.05			_	0	0.05			
Output Voltage:	_	0,5	5		4.	95	-	4.95	5	_	V	
High-Level,		0,10	10		9.	95		9.95	10	_		
V _{OH} Min.	_	0,15	15		14	.95		14.95	15			
Input Low	4.5	_]	5			1		_		1		
Voltage:	9	_	10			2		_		2		
V _{IL} Max. CD4009UB	13.5	_	15			.5		_	-	2.5		
Input Low	0.5	_	5			1.5		_	_	1.5		
Voltage:	1		10			3		-	-	3		
V _{IL} Max. CD4010B	1.5		15			4		-	-	4		
Input High	0.5	_	5		•	4		4	_	_	V	
Voltage:	1		10			8		8	_	_		
V _{IH} Min. CD4009UB	1.5	-	15			2.5		12.5		-	┥	
Input High	4.5		5	3.5			3.5	_	_			
Voltage:	9	_	10	7			. 7		_			
V _{IH} Min. CD4010B	13.5		15	11			11	-	-			
Input Current, I _[N] Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ	




Fig. 5 — Minimum and maximum voltage transfer characteristics (V_{DD}=5)—CD4010B.




Fig. 6 – Minimum and maximum voltage transfer characteristics (V_{DD} =10)—CD4010B.




Fig. 7 — Minimum and maximum voltage transfer characteristics (V_{DD}=15)—CD4010B.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A =25°C; Input t_r , t_f =20 ns, C_L =50 pF, R_L =200 $K\Omega$

	C	ONDITION	s		IITS PKGS		
CHARACTERISTIC	V _{DD} (V)	V _I (V)	Vcc (V)	TYP.	MAX.	UNIT	
Propagation Delay Time:] _	_					
Low-to-High, tPLH	5	5	5	70	140	1	
	10	10	10	40	- 80	1	
CD4009UB	10	10	5	35	70	ns	
	15	15	15	30	60]	
	15	15	5	30	60		
	5	5	5	100	200		
	10	10	10	50	100		
CD4010B	10	10	5	50	100	ns	
	15	15	15	35	70	1	
	15	15	5	35	70	1	
High-to-Low, tPHL	5	5	5	30	60		
	10	10	10	20	40	1	
CD4009UB	10	10	5	15	30	ns	
	15	15	15	15	30	†	
	15	15	5	10	20	1	
	5	5	5	65	130		
	10	10	10	35	70		
CD4010B	10	10	5	30	70	ns	
	15	15	15	25	50	,	
	15	15	5	20	40		
Transition Time:			-				
Low-to-High, tTLH	5	5	5	150	350		
	10	10	10	75	150	ns	
	15	15	15	55	110		
High-to-Low, tTHL	5	5	5	35	70		
	10	10	10	20	40	ns	
	15	15	15	15	30		
Input Capacitance, CIN CD4009UB	_	_	_	15	22.5		
CD4010B	_		_	5	7.5	ρF	




Fig. 11 - Typical output high (source) current characteristics.




Fig. 12 — Minimum output high (source) current characteristics.




Fig. 8 — Typical voltage transfer characteristics as a function of temperature—CD4010B.




Fig. 9 — Typical output low (sink) current characteristics.




Fig. 10 — Minimum output low (sink) current characteristics.




Fig. 13 — Typical low-to-high propagation delay time vs. load capacitance (CD4009UB).




Fig. 14 – Typical high-to-low propagation delay time vs. load capacitance (CD4009UB).




Fig. 15 — Typical low-to-high propagation delay time vs. load capacitance (CD4010B),




Fig. 16 — Typical high-to-low propagation delay time vs. load capacitance (CD40108).




Fig. 17 — Typical low-to-high transition time vs. load capacitance.




Fig. 18 — Typical high-to-low transition time vs. load capacitance.




Fig. 19 — Typical dissipation characteristics.





Fig. 20 — Quiescent device current test circuit,

Fig. 21 — Noise immunity test circuit.






Fig. 22 - Input current test circuit,

Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated, Grid Graduations Are In Mils (10^{-3} Inch)

Photograph of chip for CD4009UB. Dimensions and pad layout for CD4010B are identical.



PACKA

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
89264UKB3T	OBSOLETE	CFP	WR	16		TBD	Call TI	Call TI
CD4009UBE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pko
CD4009UBEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pko
CD4009UBF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pk
CD4009UBF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pk
CD4009UBM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4009UBPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pko
CD4010BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pko
CD4010BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pk
CD4010BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pko
CD4010BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260

www.ti.com



PACKA

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
CD4010BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
CD4010BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260

 $^{^{\}mbox{\scriptsize (1)}}$ The marketing status values are defined as follows:



PACKA(

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate in continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical a TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

OTHER QUALIFIED VERSIONS OF CD4009UB, CD4009UB-MIL, CD4010B, CD4010B-MIL:

- Automotive: CD4010B-Q1, CD4010B-Q1
- Military: CD4009UB-MIL, CD4010B-MIL

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



30-Jul-2010


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4009UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4010BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4010BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4010BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

30-Jul-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4009UBPWR	TSSOP	PW	16	2000	346.0	346.0	29.0
CD4010BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4010BNSR	SO	NS	16	2000	346.0	346.0	33.0
CD4010BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps