## 查询"5962-8853501QA"供应商

	<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>										RE	VISI	ONS	;												
LTR								DESC	CRIPT	ION									DAT	E (YR	- <b>M</b> O-[	DA)	A	PPRO	VED	
А	1.3, minii inpu maxii Tabl	mum t 1 mim	nil v wo nil	nit. Volt nit	1. age corr	4, F mini ecte	eco mum	mmen lim Edi	ded it. tori	ope Ta ial	rat ble cha	ing I, nges	cond tpWH thr	iti , d	ons evi hou	, ch	iange 12,	ed	1990	) OC	Т 31	1	W	ck	ma	ى ا
REV											<u> </u>	1	Π			Γ			_			Γ				Γ
SHEET				┢╌		-		<del>                                     </del>			$\vdash$	<del>                                     </del>	H			-		$\vdash$	-	<del>                                     </del>		一			$\vdash$	1
REV	o		<del>                                     </del>	一		<b>-</b>		<u> </u>		<u> </u>	一	$\vdash$	H				<del>                                     </del>				$\vdash$	<del>                                     </del>	$\vdash$			一
SHEET			T		П														Г							
REV ST	ATUS	Т	RI	<u> </u>		Α	Α	A				1				Α	Α		A	Г	<u> </u>	Α	Α	A	Α	
OF SH		T	Sł	IEET		1	2	3	4	5	6	7	8	9	10			13	_	15	16	17		19	_	Г
PMIC N	NDAF			D		PREPARED BY COAL DEFENSE E						E ELI DA	ECTF YTOI	RONK N, OH	CS S 110 4	UPPI 5444	LY CE	NTE	R							
D	RAW	/IN	G	A D1 =		APPROVED BY MICROPROCESS													SLI	CE						
		DEI	PART	MEN' HE	rs	26	DRAWING APPROVALENTE 26 MAY 1988  REVISION LEVEL  SIZE CAGE CO A 6726							ļ	59	62 <sup>.</sup>	- 8	85	35							
AMSC DESC FO	N/A		·			ne\	13101	4 FE/	, CL	Α						SHE	ET		1							

DESC FORM 193 SEP 87

\* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1746

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

****			
1. SCOPE			
1.1 <u>Scope</u> . This drawing de with 1.2.1 of MIL-STD-883, "Pr non-J AN devices".	scribes device requi ovisions for the use	rements for class B m of MIL-STD-883 in co	nicrocircuits in accordance onjunction with compliant
1.2 Part number. The compl	ete part number shal	l be as shown in the	following example:
5962-88535	<u>01</u>	9	X
		ļ ļ	
Drawing number	Device type (1.2.1)	Case outline (1.2.2)	Lead finish per MIL-M-38510
1.2.1 <u>Device types</u> . The de	vice types shall ide	ntify the circuit fun	nction as follows:
Device type Generi	c number	Circuit function	Cycle time
01 7C901 - 62 7C901 -	32, 39CO1C 27, 39CO1D	1-bit microprocessor 1-bit microprocessor	slice 32 ns slice 27 ns
1.2.2 <u>Case outlines</u> . The c as follows:	ase outlines shall be	e as designated in ap	pendix C of MIL-M-38510, and
Outline letter		Case outline	
Q D X C Y So	-5 (40-lead, 2.096"; -5 (44-terminal, .66% ee figure 1 (42-lead	<pre>c .620" x .225"), dua 2" X .662" X .120"), 1.070" X .650" X .1</pre>	l in-line package square chip carrier package 00"), flat package
1.3 Absolute maximum rating	<u>s</u> . <u>1</u> /		
Supply voltage range - DC voltage applied to o DC input voltage DC output current Maximum power dissipatic Lead temperature (solde Thermal resistance, jun Cases Q and X Case Y Junction temperature (To	utputs in high Z sta- 	te 0.5 V 30 mA 	dc to +7.0 V dc dc to +7.0 V dc L-M-38510, appendix C
1.4 Recommended operating co	onditions.		
Supply voltage ( $V_{CC}$ ) - Input high voltage ( $V_{IH}$ ) Input low voltage ( $V_{IL}$ ) Case operating temperati			dc to +5.5 V dc dc to 6.0 V dc dc to +0.8 V dc to +125°C
above those indicated on	unctional operation of the operational sect imum rating condition	of the device at thes lions of this specifi as for extended perio	e or any other conditions cation is not implied. ds may affect reliability.
STANDARDIZED	SIZE		
MILITARY DRAWIN DEFENSE ELECTRONICS SUPPLY		REVISION LEVEL	5962-88535 - <b>SHEET</b>
DAYTON, OHIO 45444		Α	2

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

## IEE2590AFFOOTAF 特坚固

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.2 Functional block diagram. The functional block diagram shall be as specified on figure 3.
  - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number way also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962 -88535
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

DESC FORM 193A SEP 87

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88535

REVISION LEVEL
SHEET
4

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988 -550 547

		V <sub>CC</sub> < 5. nerwise s	5°C 5 V pecified		lsubgroups   	 ! Min !	   Max	]   
	See 4.3.1d			A11	7,8			<u> </u>
t <sub>S1</sub>	See figure 4 	1. <u>3</u> /		01	9,10,11	32		ns
t <sub>S2</sub>	T     			01	9,10,11	15		ns
t <sub>S3</sub>	†    -  -			01	9,10,11	32		ns
ts4	T 			01	9,10,11	15		ns
t <sub>S5</sub>				01	9,10,11	15		ns
t <sub>S6</sub>	T   			01	9,10,11	25		ns
t <sub>S7</sub>	r			01	9,10,11	20		ns
t <sub>S8</sub>	-			01	9,10,11	30		ns
tsg	•			01	9,10,11	30		ns
t <sub>S10</sub>	•			01	9,10,11	10		ns
t <sub>S11</sub>				01	9,10,11	12		ns
table.				<u> 1 02   1</u>		<u> </u>		
ZED AWING		SIZE A			59	062-885	35	· · · · · · · · · · · · · · · · · · ·
	ts3	ts3	ts3	ts3	t <sub>S3</sub>	tS3	ts3	ts3

Symbol 	1 -55°C	Condition: < Tr < +1	25°C	Device  types	Group A    Isubaroups	Lim	its	Unit T
	4.5 V unless o	< V <sub>CC</sub> < 5 therwise	5 V specified				Max	<u> </u>
t <sub>H1</sub>	  See figure   	4. <u>3</u> /		01	9,10,11	2	 	   ns 
t <sub>H2</sub>	T   			01	9,10,11	2	 	l ns
t <sub>H3</sub>	<del>†</del> ! !			01	9,10,11	2		ns
t <sub>H4</sub>	†    -			01	9,10,11	_ 2	1	ns
t <sub>H5</sub>	†     			01	9,10,11	2	†	ns
t <sub>H6</sub>	<del>†</del>    -			01	9,10,11	0		l ns
t <sub>H7</sub>	†    -  -			01	9,10,11	0		l ns
  t <sub>H8</sub> 	T ! !			01 02	9,10,11	0	     	ns
t <sub>H9</sub>	T 			01 02	9,10,11	0		l ns
t <sub>H10</sub>	T    - 			01	9,10,11	0		l ns
t <sub>H11</sub>	† ! !			01	9,10,11	0	   	ns
		- corr						
	G	A				962-88	3535	
	tH2  tH3  tH4  tH5  tH6  tH7  tH8  tH9  tH10  tH11	th1   See figure   th2   th4   th5   th6   th7   th9   th10   th11   table.		th2  th3  th4  th5  th6  th7  th8  th9  th10  th11  table.	-55° C < TC < *125° C	the	the	Company   Comp

Test	Symbol	-55°C 4.5 V unless o	Conditions < T <sub>C</sub> < +125°C < V <sub>CC</sub> < 5.5 V Therwise speci	Device  types   	Group A  subgroups 		its     Max	Unit
Delay from A to Y	tp1	See figure		01	9,10,11		48	ns
		<u> </u>		02		<u> </u>	33	
Delay from A to F3	t <sub>P2</sub>	<u> </u>		01	9,10,11	   	48	ns
		 		02		   	33	<u> </u>
Delay from A to C <sub>n+4</sub>	t <sub>P3</sub>			01	9,10,11	<u> </u>	48	ns
		<u> </u>		02			33	<u> </u>
Delay from A to G and P	tp4			01	9,10,11	 	44	l I ns
d and r	-	<u> </u>		02		1	33	
Delay from A to $F = 0$	tp5			01	9,10,11	ļ	48	ns
	<u> </u>	<u> </u>		02	<u> </u>	<u> </u>	33	<u> </u>
Delay from A to OVR	t <sub>P6</sub>	1		01	9,10,11	ļ	48	ns
	<del> </del>	<u> </u>		02		<u> </u>	33	ļ
Delay from A to $RAM_0$ , $RAM_3$	t <sub>P7</sub>	İ		01	9,10,11	ļ	48	l I ns
· · · · · ·	<del> </del>	<u> </u>  -		02	<u> </u>	<u> </u>	33	] 
Delay from B to Y	tp8			01	9,10,11		48	i I ns
	<del> </del>	<u> </u>		02	<u> </u>	<u> </u>	33	
Delay from B to F <sub>3</sub>	tp9	İ		01	9,10,11		48	l ns
	<u> </u>	j T		02	<u> </u>	1	33	<del> </del>
Delay from B to C <sub>n+4</sub>	t <sub>P10</sub>	į		01	9,10,11	<u> </u>	48	ns
	<del> </del>	<u> </u> 		02		,	33	<u> </u>
Delay from B to G and ア	t <sub>P11</sub>	İ		01	9,10,11	<u> </u>	44	l I ns
	<u> </u>	<u> </u>		02	<u> </u>	<u> </u>	33	
Delay from B to $F = 0$	tp12	İ		01	9,10,11	<u> </u>	48	ns
	<u> </u>	<u>i</u>		02	<u>i</u> i	<u> </u>	33	
See footnotes at end of	table.							
STANDARD MILITARY DE		C	SIZE <b>A</b>		,	5962-88	25.25	
DEFENSE ELECTRONIC				REVISION LEVEL	<del></del>	SHEET		

 $\dot{\mathbf{x}}$  U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

elay from B to OVR		-55 L •	Conditions	25°C	ltypes	Group A _ Isubgroups	Lim	its I	Unit
elay from B to OVR		4.5 V anless of	V <sub>CC</sub> < 5. Therwise	.5 V specified			Min	Max	
	t <sub>P13</sub>	  See figure	4. <u>3</u> /		01	9,10,11	 	48	l Ins
	<u> </u>	<u> </u>			02			33	
elay from B to RAM <sub>O</sub> , RAM <sub>3</sub>	tp <sub>14</sub>				01	9,10,11		48	ns
-1- 6 ()	<u> </u>	†			02			33	
elay from data to Y	t <sub>P15</sub>				01	9,10,11		37	l ns
		<u> </u>			02		 	24	<u> </u>
elay from data to F <sub>3</sub>	t <sub>P16</sub>				01	9,10,11		37	ns
	<u> </u>	<u>.</u>			02			23	
elay from data to	t <sub>P17</sub>				01	9,10,11		37	ns
C <sub>n+4</sub>	1				02			23	
elay from data to	t <sub>P18</sub>				01	9,10,11		l 1 34	ns
G and P	 	<u> </u>			02	 		21	
elay from data to	t <sub>P19</sub>	!			01	9,10,11		40	ns
F ≈ 0	<u> </u>	<u> </u>			l l 02	] 		25	
elay from data to OVR	t <sub>P20</sub>	]			01	9,10,11		37	ns
		<u> </u>			1 02	! 		24	
elay from data to	t <sub>P21</sub>	<u> </u>			01	9,10,11		37	ns
RAM <sub>O</sub> , RAM <sub>3</sub>	i i	<u> </u>			02	!		25	
elay from C <sub>n</sub> to Y	tp22				01	9,10,11		25	ns
	1	 			02			18	
elay from C <sub>n</sub> to F <sub>3</sub>	tp23	T !			1 01	9,10,11		25	ns
	1	†			02			17	
	tp24	<u> </u>			01	9,10,11		21	ns
elay from C <sub>n</sub> to C <sub>n+4</sub>	! CP24	1							

± U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Test	Symbol	Ţ	Condition	s	Device	  Group A	Lim	its	Unit
		-55°C 4.5 V unless c	$ \frac{4}{4}                                 $	25°C .5 V specified	types	subgroups   	Min	Max	†   
Delay from C <sub>n</sub> to F = 0	t <sub>P26</sub>	  See figure	e 4. <u>3</u> /		01	9,10,11	 	28	! ! ns
	<u> </u>	<u> </u>			02			19	! 
Delay from C <sub>n</sub> to OVR	tP27				01	9,10,11		25	l ns
	1	<u>į</u>			02	<u> </u>		17	 
Delay from C <sub>n</sub> to RAM <sub>O</sub> , RAM <sub>3</sub>	t <sub>P28</sub>				01	9,10,11		28	ns
	<u> </u>	j T			02			19	<u> </u>
Delay from I <sub>0,1,2</sub>	tp29				01	9,10,11		40	ns
		 			1 02	<u> </u>	<u> </u>	28	ļ
Delay from I <sub>0,1,2</sub> to F <sub>3</sub>	t <sub>P30</sub>	į			01	9,10,11		40	ns
· · · · · · · · · · · · · · · · · · ·		<u> </u>			02			27	
Delay from I <sub>U</sub> ,1,2 to C <sub>n+4</sub>	t <sub>P31</sub>	İ			01	9,10,11		40	ns
	<del> </del>	<u> </u> 			02	į	-	26	
Delay from I <sub>U</sub> ,1,2 to G and P	t <sub>P32</sub>	 			01	9,10,11		44	ns
	<del></del>	 			1 02			28	<del></del>
Delay from I <sub>0,1,2</sub> to F = 0	tp33				01	9,10,11		44	ns
	<del> </del>	I T			1 02			29	····
Delay from I <sub>0,1,2</sub> to OVR	t <sub>P34</sub>	 			01	9,10,11		40	ns
	<u> </u>	<u> </u>			02			27	
Delay from I <sub>O,1,2</sub> to RAM <sub>O</sub> , RAM <sub>3</sub>	tp35				01	9,10,11   		40	ns
Delay from Is	Itore	<u> </u> 			02			27	
Delay from I <sub>3</sub> ,4,5 to Y	tP36	   			01	9,10,11		40	ns
Delay from I2 1 5	  t <sub>P37</sub>	<u> </u> 			02	9,10,11		27 40	ns
Delay from I <sub>3,4,5</sub> to F <sub>3</sub>		j I			02	),10,11   		27	113
Delay from I <sub>3,4,5</sub> to C <sub>n+4</sub>	t <sub>P38</sub>	 			01	9,10,11	 	40	ns
See footnotes at end o	f table.	·			02		<u> </u>	26	
STANDAR			SIZE		T				·
MILITARY D		G	Α	1	ı	5	<b>96</b> 2-88	535	

Test	  Symbol		Condition	is .		  Group A	Lim	its	   Unit
		4.5 V	$ \frac{4}{4}                                 $	5.5 V		subgroups   	   Min 	   Max 	T   
Delay from I3,4,5	tp39	  See figure	4. <u>3/</u>		01	9,10,11	 	40	ns
	<del> </del>	<u> </u>			02		<u> </u>	26	<u> </u>
Delay from I3,4,5 to F = 0	tp40				01	9,10,11		40	ns
	<del> </del>	<u> </u>			1 02	 	<u> </u>	27	<u> </u>
Delay from I3,4,5 to OVR	tp41	!			01	9,10,11	ļ	40	ns
Delay from Is a c		<u> </u> 			1 02		<u> </u> 	26	<u> </u>
Delay from I <sub>3.4,5</sub> to RAM <sub>O</sub> , RAM <sub>3</sub>	tp42   				01	9,10,11   		40   27	ns   
Delay from 16,7,8	  t <sub>P43</sub>	İ			01	9,10,11	 	29	l ns
to Y	!	<u> </u> 			02			18	
Delay from I <sub>6.7,8</sub> to RAM <sub>O</sub> , RAM <sub>3</sub>	tp44	T 			01	9,10,11	 	29	ns
- void, iong					02			21	
Delay from $I_6,7,8$ to $Q_0$ , $Q_3$	t <sub>P45</sub>	   			01	9,10,11		29	ns
	<u> </u>	į T			02			21	
Delay from A (I = 2XX) to Y	tp46	† 			01	9,10,11		40	ns
	<del> </del>	I T			02			26	
Delay from CP to Y	tp47				01	9,10,11		40	ns
Delay from CP to F3	tp48	1 			02	9,10,11		27	
verag 17 am or 00 13	6748	<u> </u>  -			01	9,10,11		40 26	ns
Delay from CP to C <sub>n+4</sub>	  t <sub>P49</sub>	T !			01	9,10,11		40	ns
	<u> </u>	! <u> </u>			02			26	
Pelay from CP to G and P	t <sub>P50</sub>				01	9,10,11		40	ns
	1	!			1 02 1	!	Į.	25 I	

 $\dot{\varpi}$  U. S. GOVERNMENT PRINTING OFFICE 1988- 550.547

則"5962-8853501QA"(共成的 TABLE 1: Electrical performance characteristics - Continued. Test Symbol 1 Device|Group A Conditions  $-55^{\circ}C < T_{C} < +125^{\circ}C$   $4.5 V < V_{CC} < 5.5 V$   $4.5 V < V_{CC} < 5.5 V$ Limits Unit types |subgroupsT Min | Max Delay from CP to F = 0  $|t_{P51}|$ See figure 4. 01 9,10,11 40 ns 02 27 Delay from CP to OVR tp52 01 9,10,11 40 ns 02 26 Delay from CP to tp53 01 9,10,11  $RAM_0$ ,  $RAM_3$ 40 ns 02 27 Delay from CP to **t**P54 01 9,10,11 33  $Q_0$ ,  $Q_3$ ns 02 20 Delay from  $\overline{OE}$  to Y  $\underline{6}/\underline{7}/$ **t**P55 01 9,10,11 25 ns 02 16 Delay from OE to tP56 01 9,10,11 Y float 25 6/ 7/ 02 18 Minimum clock low time tpwL 01 9,10,11 17 ns 02 15 Minimum clock high t PWH 01 9,10,11 15 time 02 13 Minimum clock period tcp 9,10,11 01 32 ns

See footnotes on next page.

STANDARDIZED SIZE Α MILITARY DRAWING 5962-88535 DEFENSE FLEGTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OHIO 45444 11

02

DESC FORM 193A

SEP 87

. U. S. GOVERNMENT PRINTING OFFICE 1989---749-033

27 |


- 1/ For test purposes, not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 1 second.
- 2/ The capacitance measurement shall be made between the indicated terminal and ground at a frequency of 1 MHz. The dc bias of the measuring instrument shall be less than ±0.1 V. The ac signal amplitude shall be less than 50 mV RMS.
- $\frac{3}{}$  AC parameters are tested using input rise and fall times of 3 ns and input pulse levels of GND to 3.0 V. Both input and output timing reference levels are 1.5 V.
- 4/ The setup time prior to the clock low to high transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock low to high transition, regardless of when the clock high to low transition occurs.
- 5/ Source addresses must be stable prior to the clock high to low transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock low time.
- 6/ This parameter if not tested, shall be guaranteed to the limits specified in table I.
- $\frac{7}{1}$  Output disable tests performed with  $C_L = 5$  pF and measured to 0.5 V change of output voltage level.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.5 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED	SIZE				
MILITARY DRAWING	A			5962-88535	
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LE	VEL	SHEET	
 DAYTON, DHIO 45444	i		A	12	

HIS GOVERNMENT OF N. OFFICE HORE JOSES

DESC FORM 193A

**SEP 87** 



会 U.S. GOVERNMENT PRINTING OFFICE 1987--549-096


Device types	İ			01 and 02				
Package	Q	X	l Y	Package	l Q	X	Y	
Pin number		1		  Pin number		<del> </del>	<u> </u>	ij
1 2 3	A3	A3	18   17	26 27	I3   I5	ID <sub>1</sub> ID <sub>0</sub> INC	IC <sub>n</sub> IGND	
2 3 4 5 6 7 8	IA1 IAO	A <sub>1</sub>  A <sub>0</sub>	RAM3  NC	28	I 4 		IF3	
6	16 18	II6	IRAMO	29	IC <sub>n</sub> IGND	13  15	IG IC-+4	١
7	II7 IRAM3	Iβ	IF = 0	31	IF <sub>3</sub>	114	ICn+4 IOVR	Ì
8 9	IRAM3  RAMO	IT  RAM3	I <sub>0</sub>   I <sub>1</sub>	l 1 32	1	1	1	Ì
10	VCC	IRAM <sub>O</sub>		33	IG IC	IC <sub>n</sub> IGND	P	1
11 12	F = 0	I VCC	I D	34	ICn+4 IOVR	F <sub>3</sub>	$ Y_0 $	i
13	I <sub>0</sub>   I <sub>1</sub>	F  = 0	INC IQ <sub>3</sub>	1 35	  }	1 1 <b>G</b>	l -	-
14	12   CP	I 1	IB <sub>O</sub>	36	Ϋ́O	C <sub>n+4</sub>	Y <sub>2</sub>  Y <sub>3</sub>	1
15 16	I CP	I 2   CP	IB <sub>1</sub>		_	l	1 .	İ
17	Q <sub>3</sub> B <sub>0</sub>	INC	B <sub>2</sub>  B <sub>3</sub>	l 37 l 38	Y <sub>1</sub>	IOVR IP	DE	!
18	B <sub>1</sub>	103	100	39	Y2   Y3	NC NC	1A3 1A2	i
19 20	B2	B <sub>0</sub>	1D3	1 40		1	1 -	į
21	B3 Q0	IB1 IB2	D <sub>2</sub>  D <sub>1</sub>	40   41	ŌE_	Y <sub>0</sub>	A <sub>1</sub>  A <sub>0</sub>	-
22	$D_3$	lB <sub>3</sub>	$D_0$	1 42	_	1Y2	16	i
23 24	D <sub>2</sub>	100	113	43	-	Y3	-	į
25	$D_0$	D3  D2	I 5   I 4	44	_	I OE	1	ŀ

FIGURE 2. Terminal connections.


STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-88535
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	

SILIS MOVERNMENT FOR THE DESIGN 1989 TOTAL

DESC FORM 193A SEP 87



Powered by ICminer.com Electronic-Library Service CopyRight 2003



Powered by ICminer.com Electronic-Library Service CopyRight 2003

## 印4590GAPPTY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 with zero rejects shall be required.
    - d. Subgroups 7 and 8 shall verify the instruction set. The instruction set forms a part of the of the vendor's test tape and shall be maintained and available from the approved sources of supply.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
      - (2)  $T_A = +125^{\circ}C$ , minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		Į.	5962 -88535	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 17	

DESC FORM 193A

SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE	II.	Electrical	test	requirements.
-------	-----	------------	------	---------------

MIL-STD-883 test requirements	Subgroups (per method   5005, table I)
  Interim electrical parameters (method 5004) 	
  Final electrical test parameters (method 5004) 	1 1*, 2, 3, 7*, 1 8, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
  Groups C and D end-point electrical parameters   (method 5005)	1, 2, 3

<sup>\*</sup> PDA applies to subgroup 1 and 7.

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD</u>'s. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.

## STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

$\frac{Mnemonic}{A_0} - A_3$	Туре	Description		
	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port.		
BO - B3	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) B port. Thi can also be the destination address when data is written be into the register file.		
10 - 18	I	These 9 instruction lines select the ALU data sources ( $I_0$ , $I_1$ , $I_2$ ), the operation to be performed ( $I_3$ , $I_4$ , $I_5$ ) and what data is to be written back into either the Q register the register file ( $I_6$ , $I_7$ , $I_8$ ).		
D <sub>0</sub> - D <sub>3</sub>	I	These are 4 data input lines that may be selected by the ${\rm I}_0$ , ${\rm I}_1$ , ${\rm 2}$ lines as inputs to the ALU.		
Y <sub>0</sub> - Y <sub>3</sub>	0	These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $\rm I_{6},~7,~8$ lines.		
<u>OE</u>	I	Output enable. This is an active LOW input that controls the $Y_0$ - $Y_3$ outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high impedance state.		
СР	I	Clock input.		
$Q_3$ , $RAM_3$	1/0	These 2 lines are bidirectional and are controlled by the $^{\rm I}$ 6, 7, 8 inputs. Electrically they are three-state output drivers connected to the TTL compatable CMOS inputs.		
$Q_0$ , $RAM_0$	1/0	These 2 lines are bidirectional and function in a manner similar to the $Q_3$ and RAM $_3$ lines, except that they are the LSB of the $Q$ register and RAM.		
C <sub>n</sub>	I	The carry into the internal ALU.		
C <sub>n+4</sub>	0	The carry out of the internal ALU.		
G, ₱	0	The carry generate and propagate outputs of the ALU.		
OVR	0	Overflow. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine.		
F = 0	0	Open drain output that goes HIGH if the data on the ALU outputs ( $F_0$ , 1, 2, 3) are all LOW.		
	0	The most significant bit of the ALU output.		

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved sources of supply listed below are for information purposes only and are current only to the date of the last action of this document.

Military drawing   part number 	Vendor   CAGE     number	Vendor similar part number <u>1</u> /
5962-8853501QX	61772     65786     66579	IDT39C01CDB CY7C901-32DMB   WS5901CDMB
   5962-8853501XX 	61772     65786	IDT39C01CLB CY7C901-32LMB
5962-8853501 YX	   65786	CY7C901-32FMB
   5962-8853502QX 	61772     65786	IDT39C01DDB   CY7C901-27DMB
   5962-8853502XX 	61772	IDT39C01DLB   CY7C901-27LMB
5962-8853502YX	65786	CY7C901-27FMB

Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
61772	Integrated Device Technology Incorporated 1566 Moffett Boulevard Salinas, CA 93905 Point of contact: 3236 Scott Blvd. Santa Clara, CA 95054
65786	Cypress Semiconductor Corporation 3901 N. First Street San Jose, CA 95134-1599
66579	Waferscale Integration Incorporated 47280 Kato Road Fremont, CA 94538

STANDARDIZED MILITARY DRAWING	Size <b>A</b>		5962-88535	######################################
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 20	

DESC FORM 193A SEP 87

1000 E 660 L - - - -

The GOVERNMENT ROLLING OFF, A SURGE COLD