FAIRCHILD

SEMICONDUCTOR

74ABT126 Quad Buffer with 3-STATE Outputs

General Description

The ABT126 contains four independent non-inverting buffers with 3-STATE outputs.

January 1995 Revised November 1999

Features


- Non-inverting buffers
- Output sink capability of 64 mA, source capability of 32 m
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus contention

Ordering Code:

Order Number	Package Number	Package Description
74ABT126CSC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
74ABT126CSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT126CMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Descriptions		
A _n , B _n	Inputs		
O _n	Outputs		

Function Table

Inpu	Inputs		
A _n	B _n	O _n	
Н	L	L	
н	н	н	
L	Х	Z	

H = HIGH Voltage Level

L = LOW Voltage Level Z = HIGH Impedance

Z = HIGH Impedance X = Immaterial 74ABT126

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

	Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Conditions	
	Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$	Free Air Ambient Temperature	-40°C to +85°C
•	Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$	Supply Voltage	+4.5V to +5.5V
	V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V	Minimum Input Edge Rate (ΔV/Δt)	
	Input Voltage (Note 2)	-0.5V to +7.0V	Data Input	50 mV/ns
	Input Current (Note 2)	-30 mA to +5.0 mA	Enable Input	100 mV/ns
	Voltage Applied to Any Output			
	in the Disabled or			
	Power-Off State	-0.5V to 5.5V		
	in the HIGH State	-0.5V to V _{CC}		
	Current Applied to Output			
	in LOW State (Max)	twice the rated I_{OL} (mA)	Note 1: Absolute maximum ratings are value	
	DC Latchup Source Current		may be damaged or have its useful life imp under these conditions is not implied.	aired. Functional operation
	(Across Comm Operating Range)	–300 mA	Note 2: Either voltage limit or current limit is su	fficient to protect inputs.
	Over Voltage Latchup (I/O)	10V		

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5			V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			V	Min	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}$
I _{IH}	Input HIGH Current			1	μA	Max	V _{IN} = 2.7V (Note 3)
				1	1 µA Max		$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	$V_{IN} = 7.0V$
Ι _{ΙL}	Input LOW Current			-1	μA	Max	V _{IN} = 0.5V (Note 3)
				-1	μΛ	IVIAA	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test	4.75			V	0.0	I_{ID} = 1.9 $\mu A,$ All Other Pin Grounded
I _{OZH}	Output Leakage Current			10	μΑ	0-5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current			-10	μΑ	0-5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.5V; All Others GND
ICCH	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			15	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μΑ	Max	$\overline{OE}_n = V_{CC};$
							All Others at V _{CC} or Ground
ICCT	Additional I _{CC} /Input Outputs Enabled			1.5	mA		$V_{I} = V_{CC} - 2.1V$
	Outputs 3-STATE			1.5	mA	Max	Enable Input $V_I = V_{CC} - 2.1V$
	Outputs 3-STATE			50	μΑ		Data Input V _I = V _{CC} - 2.1V
							All Others at V _{CC} or Ground
ICCD	Dynamic I _{CC} No Load				mA/		Outputs Open
	(Note 3)			0.1	MHz	Max	$\overline{OE}_n = GND$, (Note 4)
							One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling, $I_{CCD} < 0.8 \mbox{ mA/MHz}.$

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25 \circ C$ $V_{CC} = +5V$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0		4.4	1.0	4.4	
t _{PHL}	Data to Outputs	1.0		4.6	1.0	4.6	ns
t _{PZH}	Output Enable	1.0		6.5	1.0	6.5	
t _{PZL}	Time	1.0		6.5	1.0	6.5	ns
t _{PHZ}	Output Disable	1.0		5.8	1.0	5.8	
t _{PLZ}	Time	1.0		5.5	1.0	5.5	ns


Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
CIN	Input Capacitance	5.0	pF	$V_{CC} = 0V$
C _{OUT} (Note 5)	Output Capacitance	9.0	pF	$V_{CC} = 5.0V$


Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

www.fairchildsemi.com

74ABT126







www.fairchildsemi.com