



### P-Channel 20-V (D-S) MOSFET

#### CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-V to 5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

# SPICE Device Model Si3495DV

查询“SI3495DV”供应商  
Vishay Siliconix









| SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) |                     |  |                |               |      |
|---|---------------------|--|----------------|---------------|------|
| Parameter   | Symbol              | Test Conditions  | Simulated Data | Measured Data | Unit |
| <b>Static</b>   |                     |  |                |               |      |
| Gate Threshold Voltage  | V <sub>GS(th)</sub> | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA             | 0.66           |               | V    |
| On-State Drain Current <sup>ba</sup>                          | I <sub>D(on)</sub>  | V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -4.5 V                         | 144            |               | A    |
| Drain-Source On-State Resistance <sup>a</sup>                 | r <sub>DS(on)</sub> | V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -7 A                          | 0.021          | 0.020         | Ω    |
|   |                     | V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -6.2 A                        | 0.025          | 0.024         |      |
|   |                     | V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -5.2 A                        | 0.030          | 0.030         |      |
|   |                     | V <sub>GS</sub> = -1.5 V, I <sub>D</sub> = -3 A                          | 0.035          | 0.036         |      |
| Forward Transconductance <sup>a</sup>                         | g <sub>fs</sub>     | V <sub>DS</sub> = -5 V, I <sub>D</sub> = -7 A                            | 25             | 25            | S    |
| Diode Forward Voltage <sup>a</sup>                            | V <sub>SD</sub>     | I <sub>S</sub> = -1.7 A, V <sub>GS</sub> = 0 V                           | -0.83          | -0.62         | V    |
| <b>Dynamic<sup>b</sup></b>                                    |                     |  |                |               |      |
| Total Gate Charge   | Q <sub>g</sub>      | V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -7 A | 22             | 25            | nC   |
| Gate-Source Charge  | Q <sub>gs</sub>     |  | 2.5            | 2.5           |      |
| Gate-Drain Charge   | Q <sub>gd</sub>     |  | 7              | 7             |      |

**Notes**

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



### COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.