Features

- 16-channel GPS Correlator
 - 8192 Search Bins with GPS Acquisition Accelerator
 - Accuracy: 2.5m CEP (2D, Stand Alone)
 - Time to First Fix: 34s (Cold Start)
 - Acquisition Sensitivity: -140 dBm (With External LNA)
 - Tracking Sensitivity: -150 dBm (With External LNA)
- Utilizes the ARM7TDMI[®] ARM[®] Thumb[®] Processor Core
 - High-performance 32-bit RISC Architecture
 - EmbeddedICE[™] (In-Circuit Emulation)
- 128 Kbytes Internal RAM
- 384 Kbytes Internal ROM with u-blox GPS Firmware
- 1.5-bit ADC On-chip
- Single IF Architecture
- 2 External Interrupts
- 24 User-programmable I/O Lines
- 1 USB Device Port
 - Universal Serial Bus (USB) 2.0 Full-speed Device
 - Embedded USB V2.0 Full-speed Transceiver
- 2 USARTs
- Master/Slave SPI Interface
 - 4 External Slave Chip Selects
- Programmable Watchdog Timer
- Advanced Power Management Controller (APMC)
 - Geared Master Clock to Reduce Power Consumption
 - Sleep State with Disabled Master Clock
 - Hibernate State with 32.768 kHz Master Clock
- Real Time Clock (RTC)
- 1.8V to 3.3V User-definable IO Voltage for Several GPIOs with 5V Tolerance
- 4 KBytes of Battery Backup Memory
- 7 mm × 10 mm 96 Pin BGA Package, 0.8 mm Pitch, Pb-free, RoHS-compliant

Benefits

- Fully Integrated Design With Low BOM
- No External Flash Memory Required
- Requires Only a GPS XTAL, No TCXO
- Supports NMEA®, UBX Binary and RTCM Protocol for DGPS
- Supports SBAS (WAAS, EGNOS, MSAS)
- Up to 4Hz Update Rate
- Supports A-GPS (Aiding)
- Excellent Noise Performance







ANTARIS4
Single-chip GPS
Receiver

ATR0630P1 Automotive

Summary

NOTE: This is a summary document. The complete document is available. For more information, please contact your local Atmel sales office.

4978AS-GPS-12/07







1. Description

The ATR0630P1 is a low-power, single-chip GPS receiver, especially designed to meet the requirements of mobile applications. It is based on Atmel[®]'s ANTARIS[®]4 technology and integrates an RF front-end, filtering, and a baseband processor in a single, tiny 7 mm × 10 mm 96 pin BGA package. Providing excellent RF performance with low noise figure and low power consumption.

Due to the fully integrated design, just an RF SAW filter, a GPS XTAL (no TCXO) and blocking capacitors are required to realize a stand-alone GPS functionality.

The ATR0630P1 includes a complete GPS firmware, licensed from u-blox AG, which performs the GPS operation, including tracking, acquisition, navigation and position data output. For normal PVT (Position/Velocity/Time) applications, there is no need for external Flash- or ROM-memory.

The firmware supports e.g. the NMEA protocol (2.1 and 2.3), a binary protocol for PVT data, configuration and debugging, the RTCM protocol for DGPS, SBAS (WAAS, EGNOS and MSAS) and A-GPS (aiding). It is also possible to store the configuration settings in an optional external EEPROM.

Due to the integrated ARM7TDMI processor and an intelligent radio architecture, the ATR0630P1 operates in a complete autonomous mode, utilizing on chip AGC in closed loop operation.

For maximum performance, we recommend to use the ATR0630P1 together with a low noise amplifier (e.g. ATR0610).

The ATR0630P1 supports assisted GPS.








Architectural Overview

2.1 **Block Diagram**

ATR0630P1 Block Diagram









2.2 General Description

The ATR0630P1 has been designed especially for mobile applications. It provides high isolation between GPS and cellular bands, as well as very low power consumption.

ATR0630P1 is based on the successful ANTARIS4 technology which includes the ANTARIS ROM software, developed by u-blox AG, Switzerland. ANTARIS provides a proven navigation engine which is used in high-end car navigation systems, automatic vehicle location (AVL), security and surveying systems, traffic control, road pricing, and speed camera detectors, and provides location-based services (LBS) worldwide.

The ANTARIS4 chipset has a very low power consumption and comes with a very low BoM for the passive components. Especially, due to its fast search engine and GPS accelerator, the ATR0630P1 only needs a GPS crystal (XTAL) as a resonator for the integrated crystal oscillator of the ATR0630P1. This saves the considerable higher cost of a TCXO which is required for competitor's systems. Also, as the powerful standard software is available in ROM, no external flash memory is needed.

The L1 input signal (f_{RF}) is a Direct Sequence Spread Spectrum (DSSS) signal with a center frequency of 1575.42 MHz. The digital modulation scheme is Bi-Phase-Shift-Keying (BPSK) with a chip rate of 1.023 Mbps.

2.3 PMSS Logic

The power management, startup and shutdown (PMSS) logic ensures reliable operation within the recommended operating conditions. The external power control signals PUrf and PUxto are passed through Schmitt trigger inputs to eliminate voltage ripple and prevent undesired behavior during start-up and shut-down. Digital and analog supply voltages are analyzed by a monitoring circuit, enabling the startup of the IC only when it is within a safe operating range.

2.4 XTO

The XTO is designed for minimum phase noise and frequency perturbations. The balanced topology gives maximum isolation from external and ground coupled noise. The built-in jump start circuitry ensures reliable start-up behavior of any specified crystal. For use with an external TCXO, the XTO circuitry can be used as a single-ended or balanced input buffer.

The recommended reference frequency is: $f_{XTO} = 23.104 \text{ MHz}$.

2.5 VCO/PLL

The frequency synthesizer features a balanced VCO and a fully integrated loop filter, thus no external components are required. The VCO combines very good phase noise behavior and excellent spurious suppression. The relation between the reference frequency (f_{XTO}) and the VCO center frequency (f_{VCO}) is given by: $f_{VCO} = f_{XTO} \times 64 = 23.104 \text{ MHz} \times 64 = 1478.656 \text{ MHz}$.

2.6 RF Mixer/Image Filter

Combined with the antenna, an external LNA provides a first band-path filtering of the signal. Atmel's ATR0610 is recommended for the LNA due to its low noise figure, high linearity and low power consumption. The output of the LNA drives a SAW filter, which provides image rejection for the mixer and the required isolation to all GSM bands. The output of the SAW filter is fed into a highly linear mixer with high conversion gain and excellent noise performance.

4 ATR0630P1



2.7 VGA/AGC

The on-chip automatic gain control (AGC) stage sets the gain of the VGA in order to optimally load the input of the following analog-to-digital converter. The AGC control loop can be selected for on-chip closed-loop operation or for baseband controlled gain mode.

2.8 Analog-to-digital Converter

The analog-to-digital converter stage has a total resolution of 1.5 bits. It comprises balanced comparators and a sub-sampling unit, clocked by the reference frequency (f_{XTO}). The frequency spectrum of the digital output signal (f_{OUT}), present at the data outputs SIGLO and SIGH1, is 4.348 MHz.

2.9 **Baseband**

The GPS baseband core includes a 16-channel correlator and is based on an ARM7TDMI ARM processor core with very low power consumption. It has a high-performance 32 bit RISC architecture, uses a high-density 16-bit instruction set, The ARM standard In-Circuit Emulation debug interface is supported via the JTAG/ICE port of the ATR0630P1.

The ATR0630P1 architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). The ASB is designed for maximum performance. It interfaces the processor with the on-chip 32-bit memories and the external memories and devices by means of the External Bus Interface (EBI). The APB is designed for accesses to on-chip peripherals and is optimized for low power consumption. The AMBA[™] Bridge provides an interface between the ASB and the APB.

An on-chip Peripheral Data Controller (PDC2) transfers data between the on-chip USARTs/SPI and the on- and off-chip memories without processor intervention. Most importantly, the PDC2 removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and the power consumption reduced.

All of the external signals of the on-chip peripherals are under the control of the Parallel I/O Controller (PIO2). The PIO2 Controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO2 Controller in order to define which peripheral signals are connected with off-chip logic.

The ATR0630P1 features a Programmable Watchdog Timer.

An Advanced Power Management Controller (APMC) allows for the peripherals to be deactivated individually. Automatic master clock gearing reduces power consumption. A Sleep Mode is available with disabled 23.104 MHz master clock, as well as a Back-up Mode operating 32.768 kHz master clock.

A 32.768 kHz Real Time Clock (RTC), together with a buit-in battery back-up SRAM, allows for storage of Almanac, Ephemeris, software configurations to make quick hot- and warm starts.

The ATR0630P1 includes full GPS firmware, licensed from u-blox AG, Switzerland. Features of the ROM firmware are described in software documentation available from u-blox AG, WWW.DZSC.COM Switzerland.









3. Pin Configuration

3.1 Pinout

Figure 3-1. Pinning BGA96 (Top View)




Table 3-1. ATR0630P1 Pinout

	_ = =	CER	Pull Resistor		PIO Bank A		
Pin Name	BGA 96	Pin Type	(Reset Value) ⁽¹⁾	Firmware Label	I	0	
AGCO	A4	Analog I/O					
CLK23	A8	Digital OUT				-12 M	
DBG_EN	E8	Digital IN	PD			MODELLI	
EGC	D4	Digital IN		_ / 1	The same	DZSU.	
GDIG	C5	Supply	- 57	1900 41	. M. A.		
GND	A6	Supply	一共物网	15 A 3) (P)			
GND	A9	Supply	J CC.COM				
GND	B11	Supply	W.BZS				
GND	F5	Supply					
GND	H8	Supply				-7 KV	
GND	H12	Supply			711	77 12 P	
GNDA	А3	Supply			二段	D7SC.CUM	
GNDA	B1	Supply			WWW TE	.0-	

Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset

- 2. VBAT18 represent the internal power supply of the backup power domain.
- 3. VDD_USB is the supply voltage for following the USB pins: USB_DM and USB_DP. For operation of the USB interface, supply of 3.0V to 3.6V is required.
- 4. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29.



6



Table 3-1. ATR0630P1 Pinout (Continued)

			Pull Resistor		PIO Bank A		
Pin Name	BGA 96	Pin Type	(Reset Value) ⁽¹⁾	Firmware Label	- Co 7	0	
GNDA	B4	Supply		11 11		DZSC.	
GNDA	D2	Supply		90.	MM		
GNDA	E1	Supply	一二日初即				
GNDA	E2	Supply	TIPEC COM				
GNDA	E3	Supply	W.BZSC				
GNDA	F1	Supply					
GNDA	F2	Supply				500	
GNDA	F3	Supply			711	共物网	
GNDA	G1	Supply			出出了	TSC.COM	
GNDA	H1	Supply			WWW.	BLO	
LDOBAT_IN	D11	Supply	- 17/10	00/28/20			
LDO_EN	C11	Digital IN	Z-TD JO	Illin			
LDO_IN	E11	Supply	W DZSC.				
LDO_OUT	E12	Supply	4.00				
MO	C3	Analog OUT				- T 5W	
NRESET	A7	Digital I/O	Open Drain PU		TM	17 17 17 PM	
NRF	C1	Analog IN		- 43	一世世	DISC.COM	
NSHDN	E9	Digital OUT			WWW.	.02	
NSLEEP	E10	Digital OUT	- 17 M	10/1/2/12	F 1		
NTRST	H11	Digital IN	PD				
NX	B2	Analog OUT	W.BZSC.				
NXTO	В3	Analog IN					
P0	C8	Digital I/O	PD	NANTSHORT			
P1	D8	Digital I/O	Configurable (PD)	GPSMODE0	711	二十二	
P2	C6	Digital I/O	Configurable (PD)	BOOT_MODE	四日丁	'0'	
P8	D7	Digital I/O	Configurable (PD)	STATUSLED	Www = WWW	'0'	
P9	A11	Digital I/O	PU to VBAT18	EXTINT0	EXTINT0		
P12	D6	Digital I/O	Configurable (PU)	GPSMODE2		NPCS2	
P13	B10	Digital I/O	PU to VBAT18	GPSMODE3	EXTINT1		
P14	G6	Digital I/O	Configurable (PD)	NAADET1		'0'	
P15	F11	Digital I/O	PD	ANTON			
P16	G8	Digital I/O	Configurable (PU)	NEEPROM		- 17 M	
P17	H6	Digital I/O	Configurable (PD)	GPSMODE5	SCK1	SCK1	
P18	C7	Digital I/O	Configurable (PU)	TXD1	THE PERMIT	TXD1	
P19	F6	Digital I/O	Configurable (PU)	GPSMODE6	MMM		

Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset

- 2. VBAT18 represent the internal power supply of the backup power domain.
- 3. VDD_USB is the supply voltage for following the USB pins: USB_DM and USB_DP. For operation of the USB interface, supply of 3.0V to 3.6V is required.
- 4. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29.





查询ATR0630P1供应商



 Table 3-1.
 ATR0630P1 Pinout (Continued)

			Pull Resistor		PIO Bank A		
Pin Name	BGA 96	Pin Type	(Reset Value) ⁽¹⁾	Firmware Label		OOM	
P20	G7	Digital I/O	Configurable (PD)	TIMEPULSE	SCK2	SCK2	
P21	E6	Digital I/O	Configurable (PU)	TXD2	MM A	TXD2	
P22	D10	Digital I/O	PU to VBAT18	RXD2	RXD2		
P23	F8	Digital I/O	Configurable (PU)	GPS <mark>MODE</mark> 7	SCK	SCK	
P24	H7	Digital I/O	Configurable (PU)	GPSMODE8	MOSI	MOSI	
P25	G5	Digital I/O	Configurable (PD)	NAADET0	MISO	MISO	
P26	B6	Digital I/O	Configurable (PU)	GPSMODE10	NSS	NPCS0	
P27	F7	Digital I/O	Configurable (PU)	GPSMODE11	714	NPCS1	
P28	E7	Digital I/O	OH	OH		TSC.COM	
P29	D5	Digital I/O	Configurable (PU)	GPSMODE12	WWW	NPCS3	
P30	G12	Digital I/O	PD	AGCOUT0		AGCOUT0	
P31	C10	Digital I/O	PU to VBAT18	RXD1	RXD1		
PURF	G4	Digital IN	W DZSC.				
PURF	H4	Digital IN	M. de				
PUXTO	F4	Digital IN				-7 KW	
RF	D1	Analog IN			TH	市切門	
RF_ON	F10	Digital OUT	PD	- 113	一世間	DISC.COM	
SDI	C4	Digital IN			WWW.	D-	
SIGHI0	B8	Digital OUT	-12/10	0/1/2/12	A 3		
SIGLO0	B7	Digital OUT	TETT DE COM	Illin			
TCK	G9	Digital IN	PU				
TDI	H10	Digital IN	PU				
TDO	F9	Digital OUT					
TEST	D3	Analog IN			711	二种网	
TMS	G10	Digital IN	PU		一曲可	CC COM	
USB_DM	D9	Digital I/O			WWW	BZSO	
USB_DP	C9	Digital I/O	Z F	32 74 3			
VBAT	D12	Supply	工行加加州				
VBAT18 ⁽²⁾	C12	Supply	nZSC.Com				
VBP	G2	Supply	M M. D.				
VBP	G3	Supply					
VBP	H2	Supply				-12 M	
VBP	НЗ	Supply				TOWN	
VCC1	C2	Supply				DZSC.	
VCC2	E4	Supply		80. 40	MM		

Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset

- 2. VBAT18 represent the internal power supply of the backup power domain.
- 3. VDD_USB is the supply voltage for following the USB pins: USB_DM and USB_DP. For operation of the USB interface, supply of 3.0V to 3.6V is required.
- 4. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29.

ATR0630P1



Table 3-1. ATR0630P1 Pinout (Continued)

			Pull Resistor		PIO Ba	ink A
Pin Name	BGA 96	Pin Type	(Reset Value) ⁽¹⁾	Firmware Label		0
VDD_USB ⁽³⁾	A10	Supply		# E		DZSC.
VDD18	H9	Supply		1 100	- WWW	
VDD18	G11	Supply	-= 13 N			
VDD18	F12	Supply	TIP C CO	M		
VDD18	B9	Supply	W.BZS			
VDD18	E5	Supply				
VDDIO ⁽⁴⁾	B5	Supply				500
VDDIO	H5	Supply			TH_	书切网
VDIG	A5	Supply			一世田丁	SZSC.COM
X	A2	Analog OUT			WWW	BLO
XT_IN	A12	Analog IN	-12M	1 0 1/2 LA	E 1	
XT_OUT	B12	Analog OUT	子们地位	M IIII		
XTO	A1	Analog Input	W DZSC.			

- Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset
 - 2. VBAT18 represent the internal power supply of the backup power domain.
 - 3. VDD_USB is the supply voltage for following the USB pins: USB_DM and USB_DP. For operation of the USB interface, supply of 3.0V to 3.6V is required.
 - 4. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29.

3.2 **Signal Description**

Table 3-2.

3.2 Signal Description Table 3-2. Signal Description						
Table 3-2.	Signal Descr	<mark>iptio</mark> n				
Pin Number	Pin Name	Туре	Active Level	Pin Description/Comment		
RF Section				"一一五十分"		
D1	RF	ANALOG IN	-	Input from SAW filter		
C1	NRF	ANALOG IN	-	Inverted input from SAW filter		
GPS XTAL Se	ection		-7 50	130 74:4 ===		
A1	XTO	ANALOG IN	新加州	XTO input (23.104 MHz)/optional TCXO input		
В3	NXTO	ANALOG IN	750.00	Inverted XTO input (23.104 MHz)/optional TCXO input		
A2	X	ANALOG OUT	BL-	XTO interface (capacitor)		
B2	NX	ANALOG OUT	-	Inverted XTO interface (capacitor)		
RTC Section	7			-7 FM		
A12	XT_IN	ANALOG IN	-	Oscillator input (32.768 kHz)		
B12	XT_OUT	ANALOG OUT	-	Oscillator output (32.768 kHz)		
Automatic Ga	in Control, bar	dwidth setting		WWW.bz		
A4	AGCO	ANALOG IO	174 MV	Automatic gain control analog voltage, connect shunt capacitor to GND		
D4	EGC	DIGITAL IN	75C.CO	Enable external gain control (high = software gain control, low = automatic gain control)		
G12	AGCOUT0	DIGITAL OUT	-	Software gain control		
C4	SDI	DIGITAL IN	-	Software gain control		





查询ATR0630P1供应商



 Table 3-2.
 Signal Description (Continued)

pernal pull-up resistor DO_EN (C11)
•
•
DO_EN (C11)
DO_EN (C11)
., connect to PUXTO (F4)
+- M
- HTTP COM
connect to PURF (G4, H4)
MAN
-7 FW
ock
TOU.COM
WWW.DZ
~ 12 Mi
WWW.DZSC.COM
M.M.M.P.
_ 176
子中地域
WWW.BZSC.



 Table 3-2.
 Signal Description (Continued)

Pin Number	Pin Name	Туре	Active Level	Pin Description/Comment
Active Anteni	na Supervision	ı	ı	一工行场吗
C8	NANTSHORT	DIGITAL IN	Low	Active antenna short detection Input
G5, G6	NAADET0/ NAADET1	DIGITAL IN	Low	Active antenna detection Input
F11	ANTON	DIGITAL OUT	TOTAL	Active antenna power-on Output
JTAG Interfac	e	一起!	nZSC.Co.	
E8	DBG_EN	DIGITAL IN	-	Debug enable
F9	TDO	DIGITAL OUT	-	Test data out
G9	TCK	DIGITAL IN	-	Test clock
G10	TMS	DIGITAL IN	-	Test mode select
H10	TDI	DIGITAL IN	-	Test data in
H11	NTRST	DIGITAL IN	Low	Test reset input
Debug/Test		-11	平 43/III	
C3	МО	ANALOG OUT	100 CO	IF output buffer
D3	TEST	ANALOG IN	0750.	Enable IF output buffer
B7	SIGLO	DIGITAL OUT	-	Digital IF (data output "Low")
B8	SIGHI	DIGITAL OUT	-	Digital IF (data output "High")
A8	CLK23	DIGITAL OUT	-	Digital IF (sample clock)
Power Analog	g Part			THE DIEGO COM
C2	VCC1	SUPPLY	-	Analog supply 3V
E4	VCC2	SUPPLY	- 12 M	Analog supply 3V
G2, G3, H2, H3	VBP	SUPPLY	ZSC.CO	Analog supply 3V
A3, B1, B4, D2, E[1-3], F[1-3], G1, H1	GNDA	SUPPLY	-	Analog Ground
Power Digital	Part			THE COM
A5	VDIG	SUPPLY	-	Digital supply (radio) 1.8V
B9, E5, F12, G11,H9	VDD18	SUPPLY		Core voltage 1.8V
A10	VDD_USB	SUPPLY	ozsc.co	USB transceiver supply voltage (3.0V to 3.6V (USB enabled) or 0 to 2.0V (USB disabled))
B5, H5	VDDIO	SUPPLY	-	Variable I/O voltage 1.65V to 3.6V
C5	GDIG	SUPPLY	-	Digital ground (radio)
A6, A9, B11, F5, H8, H12	GND	SUPPLY	-	Digital ground
LDO18		<u> </u>	I	07SC.COM
E11	LDO_IN	SUPPLY	-	2.3V to 3.6V
E12	LDO_OUT	SUPPLY	-13 M	1.8V LDO18 output, max. 80 mA
LDOBAT			DAN	M.
D11	LDOBAT_IN	SUPPLY	0750.00	2.3V to 3.6V
D12	VBAT	SUPPLY	-	1.5V to 3.6V
C12	VBAT18	SUPPLY	-	1.8V LDOBAT Output








3.3 External Connections for a Working GPS System

Figure 3-2. Example of an External Connection (ATR0630P1)








Ordering Information

Extended Type Number	Package	MPQ	Remarks
ATR0630P1-7KQY	BGA96	3000	7 mm × 10 mm, 0.8 mm pitch, Pb-free, RoHS-compliant
ATR0630-EK1	- 553	1 / ९०, ५ / ١	Evaluation kit/Road test kit
ATR0630-DK1	THE COM	1	Design kit including design guide and PCB Gerber files

Package Information



- 1. All dimensions and tolerance conform to ASME Y 14.5M-1994
- Dimension is measured at the maximum solder ball diameter, parallel to primary datum C
- 3. Primary datum C and seating plane are defined by the spherical crowns of the solder balls
- 4. The surface finish of the package shall be EDM CHARMILLE #24 #27
- 5. Unless otherwise specified tolerance: Decimal ±0.05, Angular ±2°
- 5. Raw ball diameter: 0.4 mm ref.







Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs

8, Rue Jean-Pierre Timbaud BP 309

78054

Saint-Quentin-en-Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551

Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

gps@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature



Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2007, Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, ARM Powered® logo, Thumb® and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others. 978AS-GPS-12/07