Features

- Core
 - ARM® Cortex®-M3 revision 2.0 running at up to 48 MHz
 - Thumb[®]-2 instruction
 - 24-bit SysTick Counter
 - Nested Vector Interrupt Controller
- Pin-to-pin compatible with AT91SAM7S legacy products (48- and 64-pin versions) and ATSAM3S (48-, 64- and 100-pin version)
- Memories
 - From 64 to 256 Kbytes embedded Flash, 128-bit wide access, memory accelerator, single plane
 - From 8 to 24 Kbytes embedded SRAM
 - 16 Kbytes ROM with embedded bootloader routines (UART) and IAP routines
- System
 - Embedded voltage regulator for single supply operation
 - Power-on-Reset (POR), Brown-out Detector (BOD) and Watchdog for safe operation
 - Quartz or ceramic resonator oscillators: 3 to 20 MHz main power with Failure
 Detection and optional low power 32.768 kHz for RTC or device clock
 - High precision 8/12 MHz factory trimmed internal RC oscillator with 4 MHz default frequency for device startup. In-application trimming access for frequency adjustment
 - Slow Clock Internal RC oscillator as permanent low-power mode device clock
 - One PLL up to 130 MHz for device clock
 - Up to 10 peripheral DMA (PDC) channels
- Low Power Modes
 - Sleep and Backup modes, down to 3 µA in Backup mode
 - Ultra low power RTC
- Peripherals
 - Up to 2 USARTs with ISO7816, IrDA®, RS-485 and SPI mode
 - Two 2-wire UARTs
 - 2 Two Wire Interface (I2C compatible), 1 SPI
 - Up to 6 Three-Channel 16-bit Timer/Counter with capture, waveform, compare and PWM mode. Quadrature Decoder Logic and 2-bit Gray Up/Down Counter for Stepper Motor
 - 4-channel 16-bit PWM
 - 32-bit Real-time Timer and RTC with calendar and alarm features
 - Up to 16 channels, 384 KSPS 10-bit ADC
 - One 500 KSPS 10-bit DAC
- I/O
 - Up to 79 I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch filtering and on-die Series Resistor Termination
 - Three 32-bit Parallel Input/Output Controllers
- Packages
 - 100-lead LQFP, 14 x 14 mm, pitch 0.5 mm / 100-ball LFBGA, 9 x 9 mm, pitch 0.8 mm
 - 64-lead LQFP, 12 x 12 mm, pitch 0.5 mm / 64-pad QFN 9x9 mm, pitch 0.45 mm
 - 48-lead LQFP, 9 x 9 mm, pitch 0.5 mm / 48-pad QFN 7x7 mm, pitch 0.45 mm



AT91SAM ARM-based Flash MCU

SAM3N Series

Preliminary Summary

NOTE: This is a summary document. The complete document is available under NDA. For more information, please contact your local Atmel sales office.

11011AS-ATARM-04-Oct-10







1. SAM3N Description

Atmel's SAM3N series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 48 MHz and features up to 256 Kbytes of Flash and up to 24 Kbytes of SRAM. The peripheral set includes 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, as well as 1 PWM timer, 6x general purpose 16-bit timers, an RTC, a 10-bit ADC and a 10-bit DAC.

The SAM3N series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders.

The SAM3N device is an entry-level general purpose microcontroller. That makes the SAM3N the ideal starting point to move from 8-/16-bit to 32-bit microcontrollers.

It operates from 1.62V to 3.6V and is available in 48-pin, 64-pin and 100-pin QFP, 48-pin and 64-pin QFN, and 100-pin BGA packages.

The SAM3N series is the ideal migration path from the SAM3S for applications that require a reduced BOM cost. The SAM3N series is pin-to-pin compatible with the SAM3S series. Its aggressive price point and high level of integration pushes its scope of use far into cost-sensitive, high-volume applications.

Configuration Summary 1.1

The SAM3N4/2/1 differ in memory size, package and features list. Table 1-1 summarizes the configurations of the 9 devices.

Configuration Summary **Table 1-1.**

Device	Flash	SRAM	Package	Number of PIOs	ADC	Timer	PDC Channels	USART	DAC
ATSAM3N4A	256 Kbytes	24 Kbytes	LQFP48 QFN48	34	8 channels	6 ⁽¹⁾	8	1	_
ATS <mark>AM3N4</mark> B	256 Kbytes	24 Kbytes	LQFP64 QFN64	47	10 channels	6 ⁽²⁾	10	2	1
ATSAM3N4C	256 Kbytes	24 Kbytes	LQFP100 BGA100	79	16 channels	6	10	2	0 M
ATSAM3N2A	128 Kbytes	16 Kbytes	LQFP48 QFN48	34	8 channels	6 ⁽¹⁾	8	1	_
ATSAM3N2B	128 Kbytes	16 Kbytes	LQFP64 QFN64	47	10 channels	6(⁽²⁾	10	2	1
ATSAM3N2C	128 Kbytes	16 Kbytes	LQFP100 BGA100	79	16 channels	6	10	2	1
ATSAM3N1A	64 Kbytes	8 Kbytes	LQFP48 QFN48	34	8 channels	6 ⁽¹⁾	8	ZSC.C	ом
ATSAM3N1B	64 Kbytes	8 Kbytes	LQFP64 QFN64	47	10 channels	6 ⁽²⁾	10	2	1
ATSAM3N1C	64 Kbytes	8 Kbytes	LQFP100 BGA100	79	16 channels	6	10	2	1

- Notes: 1. Only two TC channels are accessible through the PIO.
 - 2. Only three TC channels are accessible through the PIO.





2. SAM3N Block Diagram

Figure 2-1. SAM3N 100-pin version Block Diagram










Figure 2-2. SAM3N 64-pin version Block Diagram





Figure 2-3. SAM3N 48-pin version Block Diagramz









查询ATSAM3N4A供应商 Signal Description 3.

Table 3-1 gives details on the signal name classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power St	upplies			
VDDIO	Peripherals I/O Lines Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator, ADC and DAC Power Supply	Power			1.8V to 3.6V ⁽³⁾
VDDOUT	Voltage Regulator Output	Power		713	1.8V Output
VDDPLL	Oscillator and PLL Power Supply	Power			1.65 V to 1.95V
VDDCORE	Power the core, the embedded memories and the peripherals	Power	组建	W W	1.65V to 1.95V Connected externally to VDDOUT
GND	Ground	Ground			
Po. (7)	Clocks, Oscillat	ors and PLLs			
XIN	Main Oscillator Input	Input			Reset State:
XOUT	Main Oscillator Output	Output			- PIO Input
XIN32	Slow Clock Oscillator Input	Slow Clock Oscillator Input Input		三足	- Internal Pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output	74 331	MM	- Schmitt Trigger enabled ⁽¹⁾
PCK0 - PCK2	Programmable Clock Output	Output		VDDIO	Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
	ICE and	JTAG	4EL	WW	W.b.
TCK/SWCLK	Test Clock/Serial Wire Clock	Input			Reset State:
TDI	Test Data In	Input			- SWJ-DP Mode
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output		VDDIO	- Internal pull-up disabled
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output	Input / I/O		111	- Schmitt Trigger enabled ⁽¹⁾
JTAGSEL	JTAG Selection	Input	High	是电	Permanent Internal pull-down





■ SAM3N Summary

查询ATSAM3N4A供应商 **Table 3-1.** Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Flash M	emory		三地	W DZSC.COM
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾
IIII	Reset	/Test			- 17 M
NRST	Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
TST	Test Mode Select	Input	2]主	VDDIO	Permanent Internal pull-down
	Universal Asynchronous Re	ceiver Transo	eiver - UART	x	
URXDx	UART Receive Data	Input			
UTXDx	UART Transmit Data	Output			
IIII	PIO Controller - PI	OA - PIOB - P	PIOC	714	2.书切网
PA0 - PA31	Parallel IO Controller A	I/O		三段	Reset State:
PB0 - PB14	Parallel IO Controller B	I/O	(4) 2 3 1	W W	- PIO or System IOs ⁽²⁾
PC0 - PC31	Parallel IO Controller C	1/0		VDDIO	- Internal pull-up enabled - Schmitt Trigger enabled ⁽¹⁾
~\(\(\epsilon\)	Universal Synchronous Asynchron	ous Receiver	Transmitter	USARTx	_ =
SCKx	USARTx Serial Clock	I/O		471	元丰协四
TXDx	USARTx Transmit Data	I/O		三田	DZSC.COM
RXDx	USARTx Receive Data	Input	44331	WW.	W.BZ-
RTSx	USARTx Request To Send	Output	العوال		
CTSx	USARTx Clear To Send	Input			
	Timer/Cou	nter - TC			
TCLKx	TC Channel x External Clock Input	Input			
TIOAx	TC Channel x I/O Line A	I/O			-12 M
TIOBx	TC Channel x I/O Line B	I/O		- 45	-TP COM
	Pulse Width Modulation	on Controller	- PWMC	The MAN	W.DZSU.
PWMx	PWM Waveform Output for channel x	Output	74 2 2 1		







 Table 3-1.
 Signal Description List (Continued)

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
	Serial Periphera	ıl Interface - SP	ی جدر را	三电	W DZSC.COM
MISO	Master In Slave Out	I/O	771231	MM	
MOSI	Master Out Slave In	I/O			
SPCK	SPI Serial Clock	I/O			
SPI_NPCS0	SPI Peripheral Chip Select 0	I/O	Low		
SPI_NPCS1 - SPI_NPCS3	SPI Peripheral Chip Select	Output	Low		-12M
	Two-Wire Int	erface- TWIx	·	"	7 TP JOSEM
TWDx	TWIx Two-wire Serial Data	I/O			W.DZSU.
TWCKx	TWIx Two-wire Serial Clock	I/O	7466	- W	
	Ana	alog			
ADVREF	ADC and DAC Reference	Analog			
990 74:	10-bit Analog-to-Dig	ital Converter -	- ADC		
AD0 - AD15	Analog Inputs	Analog			13 M
ADTRG	ADC Trigger	Input		VDDIO	-TP COM
	Digital-to-Analog Conv	erter Controlle	r- DACC	The way	W.DZSU.
DAC0	DACC channel analog output	Analog	7	14	
DATRG	DACC Trigger	Input		VDDIO	
	Fast Flash Progr	amming Interfa	ce		
PGMEN0-PGMEN2	Programming Enabling	Input			
PGM <mark>M0-PGM</mark> M3	Programming Mode	Input			7. FW
PGMD0-PGMD15	Programming Data	I/O		THE	2市场院
PGMRDY	Programming Ready	Output	High	VDDIO	W DZSC.COM
PGMNVALID	Data Direction	Output	Low	VDDIO	
PGMNOE	Programming Read	Input	Low		
PGMCK	Programming Clock	Input			
PGMNCMD	Programming Command	Input	Low		

Notes: 1. Schmitt Triggers can be disabled through PIO registers.

- 2. Some PIO lines are shared with System IOs.
- 3. See Section 5.3 "Typical Powering Schematics" for restriction on voltage range of Analog Cells.






4. Package and Pinout

SAM3N4/2/1 series is pin-to-pin compatible with SAM3S products. Furthermore SAM3N4/2/1 devices have new functionalities referenced in italic inTable 4-1, Table 4-3 and Table 4-4.

4.1 SAM3N4/2/1C Package and Pinout

4.1.1 100-lead LQFP Package Outline


Figure 4-1. Orientation of the 100-lead LQFP Package



4.1.2 100-ball LFBGA Package Outline

The 100-Ball LFBGA package has a 0.8 mm ball pitch and respects Green Standards. Its dimensions are 9 x 9 x 1.1 mm.

Figure 4-2. Orientation of the 100-ball LFBGA Package











查询ATSAM3N4A供应商 100-Lead LQFP Pinout

Table 4-1. 100-lead LQFP SAM3N4/2/1C Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PC29/AD13
5	PB1/AD5
6	PC30/AD14
7	PB2/AD6
8	PC31/AD15
9	PB3/AD7
10	VDDIN
11	VDDOUT
12	PA17/PGMD5/AD0
13	PC26
14	PA18/PGMD6/AD1
15	PA21/AD8
16	VDDCORE
17	PC27
18	PA19/PGMD7/AD2
19	PC15/AD11
20	PA22/AD9
21	PC13/AD10
22	PA23
23	PC12/AD12
24	PA20/AD3
05	DCO

26	GND	
27	VDDIO	
28	PA16/PGMD4	
29	PC7	
30	PA15/PGMD3	
31	PA14/PGMD2	
32	PC6	
33	PA13/PGMD1	
34	PA24	
35	PC5	
36	VDDCORE	
37	PC4	
38	PA25	
39	PA26	
40	PC3	
41	PA12/PGMD0	
42	PA11/PGMM3	
43	PC2	
44	PA10/PGMM2	
45	GND	
46	PA9/PGMM1	
47	PC1	
48	PA8/XOUT32/ PGMM0	
49	PA7/XIN32/ PGMNVALID	
50	VDDIO	

51	TDI/PB4
52	PA6/PGMNOE
53	PA5/PGMRDY
54	PC28
55	PA4/PGMNCMD
56	VDDCORE
57	PA27
58	PC8
59	PA28
60	NRST
61	TST
62	PC9
63	PA29
64	PA30
65	PC10
66	PA3
67	PA2/PGMEN2
68	PC11
69	VDDIO
70	GND
71	PC14
72	PA1/PGMEN1
73	PC16
74	PA0/PGMEN0
75	PC17

	Ю.	J. C.C. COM
	76	TDO/TRACESWO/PB5
	77	JTAGSEL
	78	PC18
	79	TMS/SWDIO/PB6
	80	PC19
	81	PA31
٦	82	PC20
	83	TCK/SWCLK/PB7
	84	PC21
	85	VDDCORE
	86	PC22
	87	ERASE/PB12
	88	PB10
٦	89	PB11
	90	PC23
	91	VDDIO
	92	PC24
	93	PB13/DAC0
	94	PC25
	95	GND
1	96	PB8/XOUT
	97	PB9/PGMCK/XIN
	98	VDDIO
	99	PB14
	100	VDDPLL





查询ATSAM3N4A供应商 100-ball LFBGA Pinout

100-ball LFBGA SAM3N4/2/1C Pinout **Table 4-2.**

A1	PB1/AD5
A2	PC29
А3	VDDIO
A4	PB9/PGMCK/XIN
A5	PB8/XOUT
A6	PB13/DAC0
A7	DDP/PB11
A8	DDM/PB10
A9	TMS/SWDIO/PB6
A10	JTAGSEL
B1	PC30
B2	ADVREF
В3	GNDANA
B4	PB14/DAC1
B5	PC21
В6	PC20
B7	PA31
B8	PC19
B9	PC18
B10	TDO/TRACESWO/ PB5
C1	PB2/AD6
C2	VDDPLL
СЗ	PC25
C4	PC23
C5	ERASE/PB12

SAM3N4/2/10 Pinout			
C6	TCK/SWCLK/PB7		
C7	PC16		
C8	PA1/PGMEN1		
C9	PC17		
C10	PA0/PGMEN0		
D1	PB3/AD7		
D2	PB0/AD4		
D3	PC24		
D4	PC22		
D5	GND		
D6	GND		
D7	VDDCORE		
D8	PA2/PGMEN2		
D9	PC11		
D10	PC14		
E1	PA17/PGMD5/ AD0		
E2	PC31		
E3	VDDIN		
E4	GND		
E5	GND		
E5 E6	GND NRST		
E6	NRST		
E6	NRST PA29/AD13		

F1	PA18/PGMD6/
	AD1
F2	PC26
F3	VDDOUT
F4	GND
F5	VDDIO
F6	PA27
F7	PC8
F8	PA28
F9	TST
F10	PC9
G1	PA21/AD8
G2	PC27
G3	PA15/PGMD3
G4	VDDCORE
G5	VDDCORE
G6	PA26
G7	PA12/PGMD0
G8	PC28
G9	PA4/PGMNCMD
G10	PA5/PGMRDY
H1 .	PA19/PGMD7/ AD2
H2	PA23
НЗ	PC7
H4	PA14/PGMD2
H5	PA13/PGMD1

	-cc.VV
H6	PC4
H7	PA11/PGMM3
Н8	PC1
H9	PA6/PGMNOE
H10	TDI/PB4
J1	PC15/AD11
J2	PC0
J3	PA16/PGMD4
J4	PC6
J5	PA24
J6	PA25
J7	PA10/PGMM2
J8	GND
J9	VDDCORE
J10	VDDIO
K1	PA22/AD9
K2	PC13/AD10
K3	PC12/AD12
K4	PA20/AD3
K 5	PC5
K6	PC3
K7	PC2
K8	PA9/PGMM1
K9	PA8/XOUT32/ PGMM0
K10	PA7/XIN32/ PGMNVALID










查询ATSAM3N4A供应商 SAM3N4/2/1B Package and Pinout

Figure 4-3. Orientation of the 64-pad QFN Package



Orientation of the 64-lead LQFP Package





查询ATSAM3N4A供应商 **64-Lead LQFP and QFN Pinout** 4.2.1

64-pin version SAM3N devices are pin-to-pin compatible with SAM3S products. Furthermore, SAM3N products have new functionalities shown in italic in Table 4-3.

Table 4-3. 64-pin SAM3N4/2/1B Pinout

1	ADVREF	17	GND	33	TDI/PB4	49	TDO/TRACESWO/PB5
2	GND	18	VDDIO	34	PA6/PGMNOE	50	JTAGSEL
3	PB0/AD4	19	PA16/PGMD4	35	PA5/PGMRDY	51	TMS/SWDIO/PB6
4	PB1AD5	20	PA15/PGMD3	36	PA4/PGMNCMD	52	PA31
5	PB2/AD6	21	PA14/PGMD2	37	PA27/PGMD15	53	TCK/SWCLK/PB7
6	PB3/AD7	22	PA13/PGMD1	38	PA28	54	VDDCORE
7	VDDIN	23	PA24/PGMD12	39	NRST	55	ERASE/PB12
8	VDDOUT	24	VDDCORE	40	TST	56	PB10
9	PA17/PGMD5/AD0	25	PA25/PGMD13	41	PA29	57	PB11
10	PA18/PGMD6/AD1	26	PA26/PGMD14	42	PA30	58	VDDIO
11	PA21/PGMD9/AD8	27	PA12/PGMD0	43	PA3	59	PB13/DAC0
12	VDDCORE	28	PA11/PGMM3	44	PA2/PGMEN2	60	GND
13	PA19/PGMD7/AD2	29	PA10/PGMM2	45	VDDIO	61	XOUT/PB8
14	PA22/PGMD10/AD9	30	PA9/PGMM1	46	GND	62	XIN/PGMCK/PB9
15	PA23/PGMD11	31	PA8/XOUT32/PGMM 0	47	PA1/PGMEN1	63	PB14
16	PA20/PGMD8/AD3	32	PA7/XIN32/XOUT32/ PGMNVALID	48	PA0/PGMEN0	64	VDDPLL

The bottom pad of the QFN package must be connected to ground. Note:









查询ATSAM3N4A供应商 SAM3N4/2/1A Package and Pinout 4.3

Orientation of the 48-pad QFN Package Figure 4-5.




Figure 4-6. Orientation of the 48-lead LQFP Package





查询ATSAM3N4A供应商 48-Lead LQFP and QFN Pinout 4.3.1

Table 4-4. 48-pin SAM3N4/2/1A Pinout

	<u> </u>			
1	ADVREF			
2	GND			
3	PB0/AD4			
4	PB1/AD5			
5	PB2/AD6			
6	PB3/AD7			
7	VDDIN			
8	VDDOUT			
9	PA17/PGMD5/AD0			
10	PA18/PGMD6/AD1			
11	PA19/PGMD7/AD2			
12	PA20/AD3			

13	VDDIO		
14	PA16/PGMD4		
15	PA15/PGMD3		
16	PA14/PGMD2		
17	PA13/PGMD1		
18	VDDCORE		
19	PA12/PGMD0		
20	PA11/PGMM3		
21	PA10/PGMM2		
22	PA9/PGMM1		
23	PA8/XOUT32/PG MM0		
24	PA7/XIN32/PGMN VALID		

25	TDI/PB4	
26	PA6/PGMNOE	
27	PA5/PGMRDY	
28	PA4/PGMNCMD	
29	NRST	
30	TST	
31	PA3	
32	PA2/PGMEN2	
33	VDDIO	
34	GND	
35	PA1/PGMEN1	
36	PA0/PGMEN0	
araund		

	CC COM	
37	TDO/TRACESWO/ PB5	
38	JTAGSEL	
39	TMS/SWDIO/PB6	
40	TCK/SWCLK/PB7	
41	VDDCORE	
42	ERASE/PB12	
43	PB10	
44	PB11	
45	XOUT/PB8	
46	XIN/P/PB9/GMCK	
47	VDDIO	
48	VDDPLL	

Note: The bottom pad of the QFN package must be connected to ground.





















5. Power Considerations

5.1 Power Supplies

The SAM3N product has several types of power supply pins:

- VDDCORE pins: Power the core, including the processor, the embedded memories and the peripherals. Voltage ranges from 1.62V and 1.95V.
- VDDIO pins: Power the Peripherals I/O lines, Backup part, 32 kHz crystal oscillator and oscillator pads. Voltage ranges from 1.62V and 3.6V
- VDDIN pin: Voltage Regulator, ADC and DAC Power Supply. Voltage ranges from 1.8V to 3.6V for the Voltage Regulator
- VDDPLL pin: Powers the PLL, the Fast RC and the 3 to 20 MHz oscillators. Voltage ranges from 1.62V and 1.95V.

5.2 Voltage Regulator

The SAM3N embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is intended to supply the internal core of SAM3N. It features two different operating modes:

- In Normal mode, the voltage regulator consumes less than 700 μA static current and draws 60 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 μA.
- In Backup mode, the voltage regulator consumes less than 1 μA while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is less than 100 μs.

For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.

5.3 Typical Powering Schematics

The SAM3N supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics.

As VDDIN powers the voltage regulator and the ADC/DAC, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).



Figure 5-1. Single Supply





Figure 5-2. Core Externally Supplied



Note: Restrictions

With Main Supply < 3V, ADC and DAC are not usable. With Main Supply >= 3V, all peripherals are usable.

Figure 5-3 below provides an example of the powering scheme when using a backup battery. Since the PIO state is preserved when in backup mode, any free PIO line can be used to switch off the external regulator by driving the PIO line at low level (PIO is input, pull-up enabled after backup reset). External wake-up of the system can be from a push button or any signal. See Section 5.6 "Wake-up Sources" for further details.










Figure 5-3. Core Externally Supplied (backup battery)



5.4 Active Mode

Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLL. The power management controller can be used to adapt the frequency and to disable the peripheral clocks.

5.5 Low Power Modes

The various low-power modes of the SAM3N are described below:

5.5.1 Backup Mode

18

The purpose of backup mode is to achieve the lowest power consumption possible in a system that is performing periodic wakeups to carry out tasks but not requiring fast startup time (<0.1ms). Total current consumption is 3 µA typical.

The Supply Controller, zero-power power-on reset, RTT, RTC, Backup registers and 32 kHz oscillator (RC or crystal oscillator selected by software in the Supply Controller) are running. The regulator and the core supply are off.

Backup mode is based on the Cortex-M3 deep sleep mode with the voltage regulator disabled.

The SAM3N can be awakened from this mode through WUP0-15 pins, the supply monitor (SM), the RTT or RTC wake-up event.

Backup mode is entered by using WFE instructions with the SLEEPDEEP bit in the System Control Register of the Cortex-M3 set to 1. (See the Power management description in The ARM Cortex M3 Processor section of the product datasheet).

Exit from Backup mode happens if one of the following enable wake-up events occurs:

WKUPEN0-15 pins (level transition, configurable debouncing)



- Supply Monitor alarm
- RTC alarm
- RTT alarm

5.5.2 Wait Mode

The purpose of the wait mode is to achieve very low power consumption while maintaining the whole device in a powered state for a startup time of less than 10 μ s. Current Consumption in Wait mode is typically 15 μ A (total current consumption) if the internal voltage regulator is used or 8 μ A if an external regulator is used.

In this mode, the clocks of the core, peripherals and memories are stopped. However, the core, peripherals and memories power supplies are still powered. From this mode, a fast start up is available.

This mode is entered via Wait for Event (WFE) instructions with LPM = 1 (Low Power Mode bit in PMC_FSMR). The Cortex-M3 is able to handle external or internal events in order to wake up the core (WFE). By configuring the WUP0-15 external lines as fast startup wake-up pins (refer to Section 5.7 "Fast Start-Up"). RTC or RTT Alarm wake-up events can be used to wake up the CPU (exit from WFE).

Entering Wait Mode:

- Select the 4/8/12 MHz fast RC oscillator as Main Clock
- Set the LPM bit in the PMC Fast Startup Mode Register (PMC FSMR)
- Execute the Wait-For-Event (WFE) instruction of the processor

Note: Internal Main clock resynchronization cycles are necessary between the writing of MOSCRCEN bit and the effective entry in Wait mode. Depending on the user application, Waiting for MOSCRCEN bit to be cleared is recommended to ensure that the core will not execute undesired instructions.

5.5.3 Sleep Mode

The purpose of sleep mode is to optimize power consumption of the device versus response time. In this mode, only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in this mode is application dependent.

This mode is entered via Wait for Interrupt (WFI) or Wait for Event (WFE) instructions with LPM = 0 in PMC_FSMR.

The processor can be woke up from an interrupt if WFI instruction of the Cortex M3 is used, or from an event if the WFE instruction is used to enter this mode.









5.5.4 Low Power Mode Summary Table

The modes detailed above are the main low power modes. Each part can be set to on or off separately and wake up sources can be individually configured. Table 5-1 below shows a summary of the configurations of the low power modes.

Table 5-1. Low Power Mode Configuration Summary

Mode	SUPC, 32 kHz Oscillator RTC RTT Backup Registers, POR (Backup Region)	Regulator	Core Memory Peripherals	Mode Entry	Potential Wake Up Sources	Core at Wake Up	PIO State while in Low Power Mode		Consumption (2) (3)	Wake Up Time ⁽¹⁾
Backup Mode	ON	OFF	OFF (Not powered)	WFE +SLEEPDEEP bit = 1	WUP0-15 pins BOD alarm RTC alarm RTT alarm	Reset	Previous state saved	PIOA & PIOB & PIOC Inputs with pull ups	3 µА typ ⁽⁴⁾	< 0.1 ms
Wait Mode	ON	ON	Powered (Not clocked)	WFE +SLEEPDEEP bit = 0 +LPM bit = 1	Any Event from: Fast startup through WUP0-15 pins RTC alarm RTT alarm	Clocked back	Previous state saved	Unchanged	5 μΑ/15 μΑ ⁽⁵⁾	< 10 μs
Sleep Mode	ON	ON	Powered ⁽⁷⁾ (Not clocked)	WFE or WFI +SLEEPDEEP bit = 0 +LPM bit = 0	Entry mode = WFI Interrupt Only; Entry mode = WFE Any Enabled Interrupt and/or Any Event from: Fast start-up through WUP0-15 pins RTC alarm RTT alarm	30 47	Previous state saved	Unchanged		(6)

Notes:


- 1. When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device works with the 4/8/12 MHz Fast RC oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the time taken for wake up until the first instruction is fetched.
- 2. The external loads on PIOs are not taken into account in the calculation.
- 3. Supply Monitor current consumption is not included.
- 4. Total Current consumption.
- 5. 5 μA on VDDCORE, 15 μA for total current consumption (using internal voltage regulator), 8 μA for total current consumption (without using internal voltage regulator).
- Depends on MCK frequency.
- 7. In this mode the core is supplied and not clocked but some peripherals can be clocked.



5.6 Wake-up Sources

The wake-up events allow the device to exit backup mode. When a wake-up event is detected, the Supply Controller performs a sequence which automatically reenables the core power supply and the SRAM power supply, if they are not already enabled.

Figure 5-4. Wake-up Source










Fast Start-Up

The SAM3N allows the processor to restart in a few microseconds while the processor is in wait mode. A fast start up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + SM + RTC + RTT).

The fast restart circuitry, as shown in Figure 5-5, is fully asynchronous and provides a fast startup signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4 MHz fast RC oscillator, switches the master clock on this 4 MHz clock and reenables the processor clock.

Figure 5-5. Fast Start-Up Sources



6. Input/Output Lines

The SAM3N has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO) and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.

6.1 General Purpose I/O Lines


GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Programming of these modes is performed independently for each I/O line through the PIO controller user interface. For more details, refer to the product PIO controller section.

The input output buffers of the PIO lines are supplied through VDDIO power supply rail.

The SAM3N embeds high speed pads able to handle up to 45 MHz for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is $100 \text{ k}\Omega$ for all I/Os.

Each I/O line also embeds an ODT (On-Die Termination), (see Figure 6-1). It consists of an internal series resistor termination scheme for impedance matching between the driver output (SAM3N) and the PCB trace impedance preventing signal reflection. The series resistor helps to reduce I/O switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot and undershoot (ringing) due to inductance of interconnect between devices or between boards. In conclusion ODT helps diminish signal integrity issues.

Figure 6-1. On-Die Termination



6.2 System I/O Lines

System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few. Described below are the SAM3N system I/O lines shared with PIO lines:

These pins are software configurable as general purpose I/O or system pins. At startup the default function of these pins is always used.







Table 6-1. System I/O Configuration Pin List.

Configuration	Constraints for normal start	Other function	Default function after reset	SYSTEM_IO bit number
In Matrix User Interface Register	Low Level at startup ⁽¹⁾	PB12	ERASE	12
(Refer to the System I/O	-	PB7	TCK/SWCLK	7
Configuration Register in the Business Matrix section of the product	-	PB6	TMS/SWDIO	6
datasheet.)	-	PB5	TDO/TRACESWO	5
"一一年份四	-	PB4	TDI	4
See footnote (2) below	-	XIN32	PA7	-
See looillote (2) below	-45	XOUT32	PA8	-
0 (3)	~\\& <u>-</u> -1-1	XIN	PB9	-
See footnote (3) below	-	XOUT	PB8	-

Notes:

- 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode.
- 2. In the product Datasheet Refer to: Slow Clock Generator of the Supply Controller section.
- 3. In the product Datasheet Refer to: 3 to 20 MHZ Crystal Oscillator information in the PMC section.

6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 6.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the Debug and Test Section of the product datasheet.

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the Debug and Test Section.








SAM3N Summary

查询ATSAM3N4A供应商

6.3 Test Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM3N series. The TST pin integrates a permanent pull-down resistor of about 15 $k\Omega$ to GND, so that it can be left unconnected for normal operations. To enter fast programming mode, see the Fast Flash Programming Interface (FFPI) section. For more on the manufacturing and test mode, refer to the "Debug and Test" section of the product datasheet.

6.4 NRST Pin



6.5 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k Ω to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. When the ERASE pin is tied high during less than 100 ms, it is not taken into account. The pin must be tied high during more than 220 ms to perform a Flash erase operation.

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. Please refer to Section 10.2 "Peripheral Signals Multiplexing on I/O Lines" on page 41. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.











7. Processor and Architecture

7.1 ARM Cortex-M3 Processor

- Version 2.0
- Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit.
- Harvard processor architecture enabling simultaneous instruction fetch with data load/store.
- Three-stage pipeline.
- Single cycle 32-bit multiply.
- Hardware divide.
- Thumb and Debug states.
- · Handler and Thread modes.
- Low latency ISR entry and exit.

7.2 APB/AHB Bridge


The SAM3N4/2/1 product embeds one peripheral bridge:

The peripherals of the bridge are clocked by MCK.

7.3 Matrix Masters

The Bus Matrix of the SAM3N product manages 3 masters, which means that each master can perform an access concurrently with others, to an available slave.

Each master has its own decoder, which is defined specifically for each master. In order to simplify the addressing, all the masters have the same decodings.



441304.31		
Master 0 Cortex-M3 Instruction/Data		
Master 1	Cortex-M3 System	
Master 2	Peripheral DMA Controller (PDC)	

7.4 Matrix Slaves

The Bus Matrix of the SAM3N product manages 4 slaves. Each slave has its own arbiter, allowing a different arbitration per slave.

Table 7-2. List of Bus Matrix Slaves

Slave 0	Internal SRAM
Slave 1	Internal ROM
Slave 2	Internal Flash
Slave 3	Peripheral Bridge



7.5 Master to Slave Access

All the Masters can normally access all the Slaves. However, some paths do not make sense, for example allowing access from the Cortex-M3 S Bus to the Internal ROM. Thus, these paths are forbidden or simply not wired, and shown as "-" in Table 7-3.

Table 7-3. SAM3N Master to Slave Access

714	Masters	0	1	2
三日	Slaves	Cortex-M3 I/D Bus	Cortex-M3 S Bus	PDC
0	Internal SRAM	-	Х	Х
1	Internal ROM	Х	-	X
2	Internal Flash	X		2007
3	Peripheral Bridge		X	X

7.6 Peripheral DMA Controller

- Handles data transfer between peripherals and memories
- Low bus arbitration overhead
 - One Master Clock cycle needed for a transfer from memory to peripheral
 - Two Master Clock cycles needed for a transfer from peripheral to memory
- Next Pointer management for reducing interrupt latency requirement

The Peripheral DMA Controller handles transfer requests from the channel according to the following priorities (Low to High priorities):

Table 7-4. Peripheral DMA Controller

Instance name	Channel T/R	100 & 64 Pins	48 Pins
TWIO	Transmit	x	Х
UART0	Transmit	x	Х
USART0	Transmit	x	X
DAC	Transmit	x	N/A
SPI	Transmit	x	x
TWIO	Receive	x	Х
UART0	Receive	x	Х
USART0	Receive	х	Х
ADC	Receive	х	Х
SPI	Receive	х	Х









7.7 Debug and Test Features

- Debug access to all memory and registers in the system, including Cortex-M3 register bank when the core is running, halted, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- IEEE1149.1 JTAG Boundary-can on All Digital Pins






8. Memories

8.1 Product Mapping

Figure 8-1. SAM3N4/2/1 Product Mapping











Embedded Memories

8.2.1 Internal SRAM

The SAM3N4 product embeds a total of 24-Kbytes high-speed SRAM.

The SAM3N2 product embeds a total of 16-Kbytes high-speed SRAM.

The SAM3N1 product embeds a total of 8-Kbytes high-speed SRAM.

The SRAM is accessible over System Cortex-M3 bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is from 0x2200 0000 and 0x23FF FFFF.

RAM size must be configurable by calibration fuses.

8.2.2 **Internal ROM**

The SAM3N product embeds an Internal ROM, which contains the SAM Boot Assistant (SAM-BA), In Application Programming routines (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

8.2.3 **Embedded Flash**

8.2.3.1 Flash Overview

The Flash of the SAM3N4 (256 Kbytes) is organized in one bank of 1024 pages of 256 bytes (Single plane).

The Flash of the SAM3N2 (128 Kbytes) is organized in one bank of 512 pages of 256 bytes (Single Plane).

The Flash of the SAM3N1 (64 Kbytes) is organized in one bank of 256 pages of 256 bytes (Single plane).

The Flash contains a 128-byte write buffer, accessible through a 32-bit interface. WWW.DZSC.COM

8.2.3.2 Flash Power Supply

The Flash is supplied by VDDCORE.

8.2.3.3 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller (EEFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block with the 32bit internal bus. Its 128-bit wide memory interface increases performance.

The user can choose between high performance or lower current consumption by selecting either 128-bit or 64-bit access. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.

One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.





8.2.3.4 Flash Speed

The user needs to set the number of wait states depending on the frequency used.

For more details, refer to the AC Characteristics sub section in the product Electrical Characteristics Section.

8.2.3.5 Lock Regions

Several lock bits used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit.

Table 8-1. Lock bit number

Product	Number of lock bits	Lock region size
SAM3N4	16	16 kbytes (64 pages)
SAM3N2	8	16 kbytes (64 pages)
SAM3N1	4	16 kbytes (64 pages)

If a locked-region's erase or program command occurs, the command is aborted and the EEFC triggers an interrupt.

The lock bits are software programmable through the EEFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

8.2.3.6 Security Bit Feature

The SAM3N features a security bit, based on a specific General Purpose NVM bit (GPNVM bit 0). When the security is enabled, any access to the Flash, either through the ICE interface or through the Fast Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled, through the command "Set General Purpose NVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

It is important to note that the assertion of the ERASE pin should always be longer than 200 ms.

As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation. However, it is safer to connect it directly to GND for the final application.

8.2.3.7 Calibration Bits

NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

8.2.3.8 Unique Identifier

Each device integrates its own 128-bit unique identifier. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the unique identifier.







8.2.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1are tied low.

8.2.3.10 SAM-BA Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UARTO.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped in Flash at address 0x0 when GPNVM bit 1 is set to 0.

8.2.3.11 GPNVM Bits

The SAM3N features three GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

Table 8-2. General-purpose Non volatile Memory Bits

GPNVMBit[#]	Function
0	Security bit
MIW W.O.	Boot mode selection

8.2.4 Boot Strategies

The system always boots at address 0x0. To ensure a maximum boot possibilities the memory layout can be changed via GPNVM.

A general purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EEFC User Interface.

Setting the GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.





SAM3N Summary

查询ATSAM3N4A供应商

9. System Controller

The System Controller is a set of peripherals, which allow handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc...

See the System Controller block diagram in Figure 9-1 on page 34.










查询ATSAM3N4A供应商 Figure 9-1. System Controller Block Diagram



11011AS-ATARM-04-Oct-10

df.dzsc.com

9.1 System Controller and Peripherals Mapping

Please refer to Figure 8-1, "SAM3N4/2/1 Product Mapping" on page 29.

All the peripherals are in the bit band region and are mapped in the bit band alias region.

9.2 Power-on-Reset, Brownout and Supply Monitor

The SAM3N embeds three features to monitor, warn and/or reset the chip:

- Power-on-Reset on VDDIO
- Brownout Detector on VDDCORE
- Supply Monitor on VDDIO

9.2.1 Power-on-Reset

The Power-on-Reset monitors VDDIO. It is always activated and monitors voltage at start up but also during power down. If VDDIO goes below the threshold voltage, the entire chip is reset. For more information, refer to the Electrical Characteristics section of the datasheet.

9.2.2 Brownout Detector on VDDCORE

The Brownout Detector monitors VDDCORE. It is active by default. It can be deactivated by software through the Supply Controller (SUPC MR). It is especially recommended to disable it during low-power modes such as wait or sleep modes.

If VDDCORE goes below the threshold voltage, the reset of the core is asserted. For more information, refer to the Supply Controller (SUPC) and Electrical Characteristics sections of the datasheet.

Supply Monitor on VDDIO 9.2.3

The Supply Monitor monitors VDDIO. It is inactive by default. It can be activated by software and is fully programmable with 16 steps for the threshold (between 1.9V to 3.4V). It is controlled by the Supply Controller (SUPC). A sample mode is possible. It allows to divide the supply monitor power consumption by a factor of up to 2048. For more information, refer to the SUPC and Electrical Characteristics sections of the datasheet.

9.3 Reset Controller

The Reset Controller is based on a Power-on-Reset cell, and a Supply Monitor on VDDCORE.

The Reset Controller is capable to return to the software the source of the last reset, either a general reset, a wake-up reset, a software reset, a user reset or a watchdog reset.

The Reset Controller controls the internal resets of the system and the NRST pin input/output. It is capable to shape a reset signal for the external devices, simplifying to a minimum connection of a push-button on the NRST pin to implement a manual reset. WW.DZSC.COM

The configuration of the Reset Controller is saved as supplied on VDDIO.

9.4 **Supply Controller (SUPC)**

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via Voltage regulator control)

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz slow clock generator.







The reset circuitry is based on a zero-power power-on reset cell and a brownout detector cell. The zero-power power-on reset allows the Supply Controller to start properly, while the software-programmable brownout detector allows detection of either a battery discharge or main voltage loss.

The Slow Clock generator is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The Slow Clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the Slow Clock source.



The Supply Controller starts up the device by sequentially enabling the internal power switches and the Voltage Regulator, then it generates the proper reset signals to the core power supply.

It also enables to set the system in different low power modes and to wake it up from a wide range of events.

9.5 Clock Generator

The Clock Generator is made up of:

- One Low Power 32768Hz Slow Clock Oscillator with bypass mode
- One Low-Power RC Oscillator

Figure 9-2.

- One 3-20 MHz Crystal or Ceramic resonator Oscillator, which can be bypassed
- One Fast RC Oscillator factory programmed, 3 output frequencies can be selected: 4, 8 or 12 MHz. By default 4 MHz is selected.
- One 60 to 130 MHz programmable PLL, capable to provide the clock MCK to the processor and to the peripherals. The input frequency of PLL is from 3.5 to 20 MHz.

Clock Generator

XT


On Chip 32 kHz

RC OSC

SI

SI

Clock Generator Block Diagram





9.6 Power Management Controller

The Power Management Controller provides all the clock signals to the system. It provides:


- the Processor Clock HCLK
- the Free running processor clock FCLK
- the Cortex SysTick external clock
- the Master Clock MCK, in particular to the Matrix and the memory interfaces
- independent peripheral clocks, typically at the frequency of MCK
- three programmable clock outputs: PCK0, PCK1 and PCK2

The Supply Controller selects between the 32 kHz RC oscillator or the crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized.

By default, at startup the chip runs out of the Master Clock using the Fast RC Oscillator running at 4 MHz.

The user can trim by software the 8 and 12 MHz RC Oscillator frequency.

Figure 9-3. SAM3N4/2/1 Power Management Controller Block Diagram



The SysTick calibration value is fixed at 6000 which allows the generation of a time base of 1 ms with SysTick clock at 6 MHz (48 MHz/8)

9.7 Watchdog Timer

- 16-bit key-protected only-once-Programmable Counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access







9.8 SysTick Timer

- 24-bit down counter
- Self-reload capability
- · Flexible System timer

9.9 Real-time Timer

- Real-time Timer, allowing backup of time with different accuracies
 - 32-bit Free-running back-up Counter
 - Integrates a 16-bit programmable prescaler running on slow clock
 - Alarm register capable to generate a wake-up of the system through the Shut Down Controller

9.10 Real Time Clock

- Low power consumption
- Full asynchronous design
- Two hundred year calendar
- Programmable Periodic Interrupt
- · Alarm and update parallel load
- Control of alarm and update Time/Calendar Data In

9.11 General Purpose Backup Registers

• Eight 32-bit general-purpose backup registers

9.12 Nested Vectored Interrupt Controller

- Thirty Two maskable external interrupts
- Sixteen priority levels
- Processor state automatically saved on interrupt entry, and restored on
- Dynamic reprioritization of interrupts
- Priority grouping
 - selection of pre-empting interrupt levels and non pre-empting interrupt levels
- Support for tail-chaining and late arrival of interrupts
 - back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry and restored on interrupt exit, with no instruction overhead





9.13 Chip Identification

• Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

Table 9-1. SAM3N Chip ID Register

Chip Name	CHIPID_CIDR W	CHIPID_EXID
ATSAM3N4C (Rev A)	0x29540960	0x0
ATSAM3N2C (Rev A)	0x29590760	0x0
ATSAM3N1C (Rev A)	0x29580560	0x0
ATSAM3N4B (Rev A)	0x29440960	0x0
ATSAM3N2B (Rev A)	0x29490760	0x0
ATSAM3N1B (Rev A)	0x29480560	0x0
ATSAM3N4A (Rev A)	0x29340960	0x0
ATSAM3N2A (Rev A)	0x29390760	0x0
ATSAM3N1A (Rev A)	0x29380560	0x0

JTAG ID: 0x05B2E03F

- Two-pin UART
 - Implemented features are 100% compatible with the standard Atmel USART
 - Independent receiver and transmitter with a common programmable Baud Rate Generator
 - Even, Odd, Mark or Space Parity Generation
 - Parity, Framing and Overrun Error Detection
 - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
 - Support for two PDC channels with connection to receiver and transmitter

9.15 PIO Controllers

- 3 PIO Controllers, PIOA, PIOB and PIOC (100-pin version only) controlling a maximum of 79 I/O Lines
- Each PIO Controller controls up to 32 programmable I/O Lines
- Fully programmable through Set/Clear Registers

Table 9-2. PIO available according to pin count

Version	48 pin	64 pin	100 pin
PIOA	21	32	32
PIOB	13	15	15
PIOC	180	7/61-E-W	32

- Multiplexing of four peripheral functions per I/O Line
- For each I/O Line (whether assigned to a peripheral or used as general purpose I/O)
 - Input change, rising edge, falling edge, low level and level interrupt
 - Debouncing and Glitch filter







- Multi-drive option enables driving in open drain
- Programmable pull up on each I/O line
- Pin data status register, supplies visibility of the level on the pin at any time
- Selection of the drive level
- Synchronous output, provides Set and Clear of several I/O lines in a single write

10. Peripherals

10.1 Peripheral Identifiers

Table 10-1 defines the Peripheral Identifiers of the SAM3N4/2/1. A peripheral identifier is required for the control of the peripheral interrupt with the Nested Vectored Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

Table 10-1. Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	750-CX		Supply Controller
1.	RSTC	Х		Reset Controller
2	RTC	Х		Real Time Clock
3	RTT	Х		Real Time Timer
4	WDT	Х	_ / 44:1	Watchdog Timer
5	PMC	X	190 7 4 = 7	Power Management Controller
6	EEFC	X		Enhanced Flash Controller
7	1 (E. H.)	ZSC.COM		Reserved
8	UART0	Х	Х	UART 0
9	UART1	Х	Х	UART 1
10	-	-	-	Reserved
11	PIOA	Х	X	Parallel I/O Controller A
12	PIOB	X	X	Parallel I/O Controller B
13	PIOC	X	~ (x	Parallel I/O Controller C
14	USART0	CC.CX M	Х	USART 0
15	USART1	Х	Х	USART 1
16		-	-	Reserved
17	-	-	-	Reserved
18	-	-	-	Reserved
19	TWIO	Х	Х	Two Wire Interface 0
20	TWI1	X	x	Two Wire Interface 1
21	SPI	X	X	Serial Peripheral Interface
22	W.W.F	ZSC.	-	Reserved
23	TC0	Х	Х	Timer/Counter 0
24	TC1	Х	Х	Timer/Counter 1

查询ATSAM3N4A供应商

Table 10-1. Peripheral Identifiers (Continued)

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
25	TC2	х	Х	Timer/Counter 2
26	TC3	Х	Х	Timer/Counter 3
27	TC4	X	X	Timer/Counter 4
28	TC5	X	Х	Timer/Counter 5
29	ADC	750. X	Х	Analog-to-Digital Converter
30	DACC	Х	Х	Digital-to-Analog Converter
31	PWM	Х	Х	Pulse Width Modulation

10.2 Peripheral Signals Multiplexing on I/O Lines

The SAM3N product features 2 PIO controllers (48-pin and 64-pin version) or 3 PIO controllers (100-pin version), PIOA, PIOB and PIOC, that multiplex the I/O lines of the peripheral set.

The SAM3N 64-pin and 100-pin PIO Controller controls up to 32 lines (see Table 9-2, "PIO available according to pin count," on page 39). Each line can be assigned to one of three peripheral functions: A, B or C. The multiplexing tables in the following paragraphs define how the I/O lines of the peripherals A, B and C are multiplexed on the PIO Controllers. The column "Comments" has been inserted in this table for the user's own comments; it may be used to track how pins are defined in an application.

Note that some peripheral functions which are output only, might be duplicated within the tables.









查询ATSAM3N4A供应商 1 PIO Controller A Multiplexing 10.2.1

Multiplexing on PIO Controller A (PIOA) Table 10-2.

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PA0	PWM0	TIOA0		WKUP0	WW.	High drive
PA1	PWM1	TIOB0	- 12/11	WKUP1	3. 1	High drive
PA2	PWM2	SCK0	DATRG	WKUP2		High drive
PA3	TWD0	NPCS3	750			High drive
PA4	TWCK0	TCLK0		WKUP3		
PA5	RXD0	NPCS3		WKUP4		- 17 M
PA6	TXD0	PCK0				-TP LOOM
PA7	RTS0	PWM3			XIN32	W.DZSU.
PA8	CTS0	ADTRG	-7.50	WKUP5	XOUT32	
PA9	URXD0	NPCS1	7 7 9 1 1 1	WKUP6		
PA10	UTXD0	NPCS2	ZSC.CO.			
PA11	NPCS0	PWM0		WKUP7		
PA12	MISO	PWM1				-13 M
PA13	MOSI	PWM2			- 42	-TP JOE COM
PA14	SPCK	PWM3		WKUP8	The way	W.DZSC.
PA15		TIOA1	- 1-Z FW	WKUP14	E - W	
PA16		TIOB1	11/2) FIS	WKUP15		
PA17	14	PCK1	ZSC.CC	AD0		
PA18	VA E E E	PCK2		AD1		
PA19	3			AD2/WKUP9		. 7 FW
PA20				AD3/WKUP10	111	2市场院
PA21	RXD1	PCK1		AD8	一年 吧	64/100-pin version
PA22	TXD1	NPCS3		AD9	- WW	64/100-pin versions
PA23	SCK1	PWM0	1 (a) [13]	(~)((6) -1		64/100-pin version
PA24	RTS1	PWM1	SC.COM			64/100-pin version
PA25	CTS1	PWM2				64/100-pin version
PA26	9 8 1	TIOA2				64/100-pin version
PA27		TIOB2			413	64/100-pin version
PA28		TCLK1			二曲-	64/100-pin version
PA29		TCLK2			WW = Z	64/100-pin version
PA30		NPCS2	- 4-74 M	WKUP11	21-	64/100-pin version
PA31	NPCS1	PCK2	MOD COM	IIII		64/100-pin version



查询ATSAM3N4A供应商 2 PIO Controller B Multiplexing 10.2.2

Multiplexing on PIO Controller B (PIOB) Table 10-3.

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWM0			AD4	E WW	W.bz-
PB1	PWM1		- 经加	AD5		
PB2	URXD1	NPCS2	MOD DO	AD6/WKUP12		
PB3	UTXD1	PCK2	750.	AD7		
PB4	TWD1	PWM2			TDI	
PB5	TWCK1			WKUP13	TDO/ TRACESWO	z市场网
PB6					TMS/SWDIO	NOZSC.COM
PB7			_ ===	780.747	TCK/SWCLK	40 -
PB8		111	(12)	() (E) H	XOUT	
PB9		三胆丁!	SC.COM		XIN	
PB10	SEE	WWW.B				
PB11						7 557
PB12					ERASE	2.市场贸
PB13		PCK0		DAC0		64/100-pin versions
PB14	NPCS1	PWM3	- 57	190,47	E WW	64/100-pin versions









查询ATSAM3N4A供应商 10.2.3 PIO Controller C Multiplexing

I/O Line P	eripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PC0						100-pin version
PC1			- =	(90.47)	M W	100-pin version
PC2		111 -7 =	1000	(°)((°) =		100-pin version
PC3		三段了	SC.COM			100-pin version
PC4	41331	NPCS1				100-pin version
PC5	SIE,					100-pin version
PC6						100-pin version
PC7		NPCS2			-E3-	100-pin version
PC8		PWM0			WW = WW	100-pin version
PC9		PWM1	-12 100	100/88/15	251	100-pin version
PC10		PWM2	COM	IIII		100-pin version
PC11	ACC I	PWM3	750.0			100-pin version
PC12	7483	- W		AD12		100-pin version
PC13				AD10		100-pin version
PC14		PCK2			E FA	100-pin version
PC15				AD11	WW W	100-pin version
PC16		PCK0	- 12 M	10/18/10		100-pin version
PC17		PCK1	COM	IIII		100-pin version
PC18	LET I	PWM0	750.0			100-pin version
PC19	74 BE	PWM1				100-pin version
PC20		PWM2				100-pin version
PC21		PWM3				100-pin version
PC22		PWM0			1 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	100-pin version
PC23		TIOA3	W	(~13e Y 4	1	100-pin version
PC24		TIOB3	732			100-pin version
PC25		TCLK3	ZSC.CUM			100-pin version
PC26	7E:	TIOA4				100-pin version
PC27		TIOB4				100-pin version
PC28		TCLK4			407	100-pin version
PC29		TIOA5		AD13		100-pin version
PC30		TIOB5		AD14	W W	100-pin version
PC31		TCLK5	= 12000	AD15		100-pin version



11. Embedded Peripherals Overview

11.1 Serial Peripheral Interface (SPI)

- Supports communication with serial external devices
 - Four chip selects with external decoder support allow communication with up to 15 peripherals
 - Serial memories, such as DataFlash and 3-wire EEPROMs
 - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
 - External co-processors
- Master or slave serial peripheral bus interface
 - 8- to 16-bit programmable data length per chip select
 - Programmable phase and polarity per chip select
 - Programmable transfer delays between consecutive transfers and between clock and data per chip select
 - Programmable delay between consecutive transfers
 - Selectable mode fault detection
- Very fast transfers supported
 - Transfers with baud rates up to MCK
 - The chip select line may be left active to speed up transfers on the same device

11.2 Two Wire Interface (TWI)

- Master, Multi-Master and Slave Mode Operation
- Compatibility with Atmel two-wire interface, serial memory and I²C compatible devices
- One, two or three bytes for slave address
- Sequential read/write operations
- Bit Rate: Up to 400 kbit/s
- General Call Supported in Slave Mode
- Connecting to PDC channel capabilities optimizes data transfers in Master Mode only (for TWI0 only)
 - One channel for the receiver, one channel for the transmitter
 - Next buffer support

11.3 Universal Asynchronous Receiver Transceiver (UART)

- Two-pin UART
 - Implemented features are 100% compatible with the standard Atmel USART
 - Independent receiver and transmitter with a common programmable Baud Rate Generator
 - Even, Odd, Mark or Space Parity Generation
 - Parity, Framing and Overrun Error Detection
 - Automatic Echo, Local Loopback and Remote Loopback Channel Modes



















 Support for two PDC channels with connection to receiver and transmitter (for UART0 only)

11.4 USART

- Programmable Baud Rate Generator
- 5- to 9-bit full-duplex synchronous or asynchronous serial communications
 - 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
 - Parity generation and error detection
 - Framing error detection, overrun error detection
 - MSB- or LSB-first
 - Optional break generation and detection
 - By 8 or by-16 over-sampling receiver frequency
 - Hardware handshaking RTS-CTS
 - Receiver time-out and transmitter timeguard
 - Optional Multi-drop Mode with address generation and detection
- RS485 with driver control signal
- ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards (Only on USART0)
 - NACK handling, error counter with repetition and iteration limit
- SPI Mode
 - Master or Slave
 - Serial Clock programmable Phase and Polarity
 - SPI Serial Clock (SCK) Frequency up to MCK/4
- IrDA modulation and demodulation (Only on USART0)
 - Communication at up to 115.2 Kbps
- Test Modes
 - Remote Loopback, Local Loopback, Automatic Echo
- PDC support (for USART0 only)

11.5 Timer Counter (TC)

- Six 16-bit Timer Counter Channels
- Wide range of functions including:
 - Frequency Measurement
 - Event Counting
 - Interval Measurement
 - Pulse Generation
 - Delay Timing
 - Pulse Width Modulation
 - Up/down Capabilities
- Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five internal clock inputs







- Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
 - Advanced line filtering
 - Position/revolution/speed
- 2-bit Gray Up/Down Counter for Stepper Motor

11.6 Pulse Width Modulation Controller (PWM)

- Four channels, one 16-bit counter per channel
- · Common clock generator, providing thirteen different clocks
 - One Modulo n counter providing eleven clocks
 - Two independent linear dividers working on modulo n counter outputs
- Independent channel programming
 - Independent enable/disable commands
 - Independent clock selection
 - Independent period and duty cycle, with double buffering
 - Programmable selection of the output waveform polarity

11.7 10-bit Analog-to-Digital Converter

- Up to 16-channel ADC
- 10-bit 384 Ksamples/sec. or 8-bit 583 Ksamples/sec. Successive Approximation Register ADC
- ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- External voltage reference for better accuracy on low voltage inputs
- Individual enable and disable of each channel
- Multiple trigger source
 - Hardware or software trigger
 - External trigger pin
 - Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer
 - Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels

11.8 Digital-to-Analog Converter (DAC)

- 1 channel 10-bit DAC
- Up to 500 ksamples/s conversion rate
- Flexible conversion range
- Multiple trigger sources
- One PDC channel
















查询ATSAM3N4A供应商 **12. Package Drawings**

The SAM3N series devices are available in LQFP, QFN and LFBGA packages.

Figure 12-1. 100-lead LQFP Package Drawing



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	М	ILLIMETI	ER		INCH	
SIMBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	_		1.60	_	-	0.063
A1	0.05	_	0.15	0.002	_	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	1	5.00 B	SC.	0.	630 BS	SC.
D1	1	4.00 B	SC.	0.	551 BS	SC.
E	1	5.00 B	SC.	0.	630 BS	SC.
E1	1.	4.00 B	SC.	0.	551 BS	SC.
R2	0.08	_	0.20	0.003	_	0.008
R ₁	0.08		_	0.003		_
θ	0,	3.5°	7°	0,	3.5°	7*
θι	0,	_	_	0.	_	-
θ2	11"	12*	13*	11"	12*	13'
θз	11"	12*	13*	11*	12*	13*
С	0.09	_	0.20	0.004	7 .S .	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L ₁	1	.00 RE	F	0.	.039 R	EF
S	0.20	_	_	0.008	_	_
b	0.17	0.20	0.27	0.007	0.008	0.011
е		0.50	BSC.	0.0	20 BS	٥.
D2		12.00)	0	.472	
E2		12.00)	0	.472	
	TOLERA	NCES	OF FO	RM AND		ΓΙΟΝ
aaa		0.20		0	.008	
bbb		0.20		_	.008	
CCC		0.08			0.003	
ddd	ddd 0.08 0.003					

Note: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026 for additional information.







Figure 12-2. 100-ball LFBGA Package Drawing















Figure 12-3. 64- and 48-lead LQFP Package Drawing



查询ATSAM3N4A供应商 Table 12-1.

 Table 12-1.
 48-lead LQFP Package Dimensions (in mm)

Cumah al		Millimeter			Inch			
Symbol	Min	Nom	Max	Min	Nom	Max		
Α	_	_	1.60		WWW.BZ	0.063		
A1	0.05	FM - /	0.15	0.002	-	0.006		
A2	1.35	1.40	1.45	0.053	0.055	0.057		
D	N.DZSC.	9.00 BSC			0.354 BSC			
D1		7.00 BSC			0.276 BSC			
E		9.00 BSC			0.354 BSC	- EV		
E1		7.00 BSC		40	0.276 BSC	13) [25]		
R2	0.08	_	0.20	0.003	- u pZ	0.008		
R1	0.08	- I	90.767	0.003	MMA	_		
q	0°	3.5°	7°	0°	3.5°	7°		
θ_1	0°	0 W	_	0°	-	_		
θ_2	11°	12°	13°	11°	12°	13°		
θ_3	11°	12°	13°	11°	12°	13°		
С	0.09	_	0.20	0.004	- - m	0.008		
L	0.45	0.60	0.75	0.018	0.024	0.030		
L1		1.00 REF	N. S.	+	0.039 REF			
S	0.20	m - (0.008	_	_		
b	0.17	0.20	0.27	0.007	0.008	0.011		
eWW	N. D	0.50 BSC.			0.020 BSC.			
D2		5.50			0.217			
E2	5.50			0.217				
		Tolerand	es of Form and	Position	里丁!	C.CON		
aaa		0.20		11/42	0.008			
bbb	0.20			0.008				
ccc	3.22	0.08	III		0.003			
ddd	N.BZS	0.08			0.003			









 Table 12-2.
 64-lead LQFP Package Dimensions (in mm)

Symbol		Millimeter			Inch			
Symbol	Min	Nom	Max	Min	Nom	Max		
Α	_	-	1.60		T DZS	0.063		
A1	0.05	-	0.15	0.002	MMA	0.006		
A2	1.35	1.40	1.45	0.053	0.055	0.057		
D	- LII3 250	12.00 BSC	Illin		0.472 BSC			
D1	W.DZSU.	10.00 BSC			0.383 BSC			
EM A		12.00 BSC			0.472 BSC			
E1		10.00 BSC			0.383 BSC			
R2	0.08	_	0.20	0.003		0.008		
R1	0.08	_	-	0.003	da-+III	CDI		
q	0°	3.5°	7°	0°	3.5°	7°		
θ_1	0°	- /	900-YA	0°	M 44 -	_		
θ_2	11°	12°	13°	11°	12°	13°		
θ_3	11°	12°	13°	11°	12°	13°		
С	0.09	_	0.20	0.004	_	0.008		
L	0.45	0.60	0.75	0.018	0.024	0.030		
L1		1.00 REF		0.039 REF				
S	0.20	_	-	0.008	-a=+m	COL		
b	0.17	0.20	0.27	0.007	0.008	0.011		
е		0.50 BSC.	90,41	112	0.020 BSC.			
D2	一二位	7.50			0.285			
E2	7.50				0.285			
W.W	W.DZSO.	Tolerance	es of Form and	Position				
aaa	0.20			0.008				
bbb	0.20				0.008	- E		
ccc		0.08		10	0.003	talka		
ddd		0.08			0.003	C. CON		









Figure 12-4. 48-pad QFN Package Drawing










 Table 12-3.
 48-pad QFN Package Dimensions (in mm)

0	Millimeter				Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	_	_	090		WWW.DZ	0.035	
A1	-174	M -	0.050		_	0.002	
A2	477370	0.65	0.70	_	0.026	0.028	
A3	N.DZSC.	0.20 REF			0.008 REF		
b	0.18	0.20	0.23	0.007	0.008	0.009	
D		7.00 bsc 0.276 bsc			-7 EV		
D2	5.45	5.60	5.75	0.215	0.220	0.226	
E		7.00 bsc		0.276 bsc			
E2	5.45	5.60	5.75	0.215	0.220	0.226	
11L	0.35	0.40	0.45	0.014	0.016	0.018	
е	0750.0	0.50 bsc			0.020 bsc		
RNW)	0.09	_	_	0.004	_	_	
		Tolerand	es of Form and	Position		-7 EV	
aaa	0.10		0.004		17) P		
bbb		0.10	_ # 1	0.004			
CCC		0.05	9. 751		0.002		












Figure 12-5. 64-pad QFN Package Drawing











查询ATSAM3N4A供应商 13. Ordering Information

Table 13-1. SAM3N4/2/1

Ordering Code	MRL	Flash (Kbytes)	Package (Kbytes)	Package Type	Temperature Operating Range
ATSAM3N4CA-AU	Α	256	QFP100	Green	Industrial -40°C to 85°C
ATSAM3N4CA-CU	A	256	BGA100	Green	Industrial -40°C to 85°C
ATSAM3N4BA-AU	Α	256	QFP64	Green	Industrial -40°C to 85°C
ATSAM3N4BA-MU	А	256	QFN64	Green	Industrial -40°C to 85°C
ATSAM3N4AA-AU	A	256	QFP48	Green	Industrial -40°C to 85°C
ATSAM3N4AA-MU	A	256	QFN48	Green	Industrial -40°C to 85°C
ATS <mark>AM3N2CA-AU</mark>	Α	128	QFP100	Green	Industrial -40°C to 85°C
ATSAM3N2CA-CU	А	128	BGA100	Green	Industrial -40°C to 85°C
ATSAM3N2BA-AU	А	128	QFP64	Green	Industrial -40°C to 85°C
ATSAM3N2BA-MU	Α	128	QFN64	Green	Industrial -40°C to 85°C
ATSAM3N2AA-AU	A	128	QFP48	Green	Industrial -40°C to 85°C
ATSAM3N2AA-MU	А	128	QFN48	Green	Industrial -40°C to 85°C
ATSAM3N1CA-AU	А	64	QFP100	Green	Industrial -40°C to 85°C
ATSAM3N1CA-CU	А	64	BGA100	Green	Industrial -40°C to 85°C
ATSAM3N1BA-AU	A	64	QFP64	Green	Industrial -40°C to 85°C
ATS <mark>AM3</mark> N1BA-MU	А	64	QFN64	Green	Industrial -40°C to 85°C
ATSAM3N1AA-AU	А	64	QFP48	Green	Industrial -40°C to 85°C
ATSAM3N1AA-MU	Α	64	QFN48	Green	Industrial -40°C to 85°C



查询ATSAM3N4A供应商

Revision History

		7.101000
Doc. Rev	Comments	Change Request Ref.
11011AS	First issue	SIZ.

























Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com www.atmel.com/AT91SAM

Literature Requests www.atmel.com/literature **Technical Support**AT91SAM Support
Atmel techincal support

Sales Contacts
www.atmel.com/contacts/



Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2010 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, SAM-BA[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM[®], ARM[®]Powered logo, Thumb[®] and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

