Features

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 8 MIPS Throughput at 8 MHz
- High Endurance Non-volatile Memory Segments
 - 16K/32K Bytes of In-System Self-Programmable Flash (ATmega16HVB/32HVB)
 - 512/1K Bytes EEPROM
 - 1K/2K Bytes Internal SRAM
 - Write/Erase Cycles 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C(1)
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- Battery Management Features
 - Two, three or Four Cells in Series
 - High-current Protection (Charge and Discharge)
 - Over-current Protection (Charge and Discharge)
 - Short-circuit Protection (Discharge)
 - High Voltage Outputs to Drive N-Channel Charge/Discharge FETs
 - Optional Deep Under Voltage Recovery mode allowing 0-volt charging without external Precharge FET
 - Optional High Voltage Open Drain ouput allowing 0-volt charging with external Precharge FET
 - Integrated Cell Balancing FETs
- Peripheral Features
 - Two configurable 8- or 16-bit Timers with Separate Prescaler, Optional Input Capture (IC), Compare Mode and CTC
 - SPI Serial Peripheral Interface
 - 12-bit Voltage ADC, Six External and One Internal ADC Input
 - High Resolution Coulomb Counter ADC for Current Measurements
 - TWI Serial Interface supporting SMBus implementation
 - Programmable Watchdog Timer
- Special Microcontroller Features
 - debugWIRE On-chip Debug System
 - In-System Programmable via SPI ports
 - Power-on Reset
 - On-chip Voltage Regulator with Short-circuit Monitoring Interface
 - External and Internal Interrupt Sources
 - Sleep Modes: Idle, ADC Noise Reduction, Power-save, and Power-off
- Additional Secure Authentication Features available only under NDA
- Packages
 - 44-pin TSSOP
- Operating Voltage: 4 25V
- Maximum Withstand Voltage (High-voltage pins): 35V
- Temperature Range: -40°C to 85°C
- Speed Grade: 1-8 MHz

Note: 1. See "Data Retention" on page 8 for details.



8-bit AVR®
Microcontroller
with 16K/32K
Bytes In-System
Programmable
Flash

ATmega16HVB ATmega32HVB

Preliminary

Summary






8042B-AVR-06/10

1. Pin Configurations

1.1 TSSOP

Figure 1-1. TSSOP - pinout ATmega16HVB/32HVB



1.2 Pin Descriptions

1.2.1 VFET

High voltage supply pin. This pin is used as supply for the internal voltage regulator, described in "Voltage Regulator" on page 130.

1.2.2 VCC

Digital supply voltage. Normally connected to VREG.

1.2.3 VREG

Output from the internal Voltage Regulator. Used for external decoupling to ensure stable regulator operation. For details, see "Voltage Regulator" on page 130.





查询ATmega32HVB供应商

1.2.4 VREF

Internal Voltage Reference for external decoupling. For details, see "Voltage Reference and Temperature Sensor" on page 122.

1.2.5 VREFGND

Ground for decoupling of Internal Voltage Reference. For details, see "Voltage Reference and Temperature Sensor" on page 122. Do not connect to GND or SGND on PCB.

1.2.6 GND

Ground

1.2.7 Port A (PA3..PA0)

Port A serves as a low-voltage 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port A" on page 74.

1.2.8 Port B (PB7..PB0)

Port B is a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port B" on page 75.

1.2.9 Port C (PC5)

Port C (PC5) is a high voltage Open Drain output port. Port C serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port C" on page 65.

1.2.10 Port C (PC4..PC0)

Port C is a 5-bit high voltage Open Drain bi-directional I/O port. Port C serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port C" on page 65.

1.2.11 OC/OD

High voltage output to drive Charge/Discharge. For details, see "FET Driver" on page 145.

1.2.12 PI/NI

Filtered positive/negative input from external current sense resistor, used to by the Coulomb Counter ADC to measure charge/discharge currents flowing in the battery pack. For details, see "Coulomb Counter - Dedicated Fuel Gauging Sigma-delta ADC" on page 108.





查询ATmega32HVB供应商

1.2.13 PPI/NNI

Unfiltered positive/negative input from external current sense resistor, used by the battery protection circuit, for over-current and short-circuit detection. For details, see "Battery Protection" on page 133.

1.2.14 NV/PV1/PV2/PV3/PV4

NV, PV1, PV2, PV3, and PV4 are the inputs for battery cells 1, 2, 3 and 4, used by the Voltage ADC to measure each cell voltage. For details, see "Voltage ADC – 7-channel General Purpose 12-bit Sigma-Delta ADC" on page 116.

1.2.15 PV1

Defines the source voltage level for the Charge FET driver. For details, see "FET Driver" on page 145.

1.2.16 BATT

Input for detecting when a charger is connected. Defines the source voltage level for the Discharge FET driver. For details, see "FET Driver" on page 145.

1.2.17 **RESET/dw**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 11 on page 38. Shorter pulses are not guaranteed to generate a reset. This pin is also used as debugWIRE communication pin.








2. Overview

The ATmega16HVB/32HVB is a monitoring and protection circuit for 3 and 4-cell Li-ion applications with focus on highest safety including safe authentication, low cost and high utilization of the cell energy. The device contains secure authentication features as well as autonomous battery protection during charging and discharging. The External Protection Input can be used to implement other battery protection mechanisms using external components, e.g. protection against chargers with too high charge voltage can be easily implemented with a few low cost passive components. The feature set makes the ATmega16HVB/32HVB a key component in any system focusing on high security, battery protection, high system utilization and low cost.

Figure 2-1. Block Diagram



ATmega16HVB/32HVB provides the necessary redundancy on-chip to make sure that the battery is protected in critical failure modes. The chip is specifically designed to provide safety for the battery cells in case of pin shorting, loss of power (either caused by battery pack short or VCC short), illegal charger connection or software runaway. This makes ATmega16HVB/32HVB the ideal 1-chip solution for applications with focus on high safety.



The ATmega16HVB/32HVB features an integrated voltage regulator that operates at a wide range of input voltages, 4 - 25 volts. This voltage is regulated to a constant supply voltage of nominally 3.3 volts for the integrated logic and analog functions. The regulator capabilities, com-





查询ATmega32HVB供应商

bined with an extremely low power consumption in the power saving modes, greatly enhances the cell energy utilization compared to existing solutions.

The chip utilizes Atmel's patented Deep Under-voltage Recovery (DUVR) mode that supports pre-charging of deeply discharged battery cells without using a separate Pre-charge FET. DUVR mode cannot be used in 2-cell applications. Optionally, Pre-charge FETs are supported for integration into many existing battery charging schemes.

The battery protection monitors the charge and discharge current to detect illegal conditions and protect the battery from these when required. A 12-bit Voltage ADC allows software to monitor each cell voltage individually with high accuracy. The ADC also provides one internal input channel to measure on-chip temperature and two input channels intended for external thermistors. An 18-bit ADC optimized for Coulomb Counting accumulates charge and discharge currents and reports accumulated current with high resolution and accuracy. It can also be used to provide instantaneous current measurements with 13 bit resolution. Integrated Cell Balancing FETs allow cell balancing algorithms to be implemented in software.

The MCU provides the following features: 16K/32K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K bytes EEPROM, 1K/2K bytes SRAM. 32 general purpose working registers, 12 general purpose I/O lines, 5 general purpose high voltage open drain I/O lines, one general purpose super high voltage open drain output, debugWIRE for On-chip debugging and SPI for In-system Programming, a SM-Bus compliant TWI module, two flexible Timer/Counters with Input Capture and compare modes.

Internal and external interrupts, a 12-bit Sigma Delta ADC for voltage and temperature measurements, a high resolution Sigma Delta ADC for Coulomb Counting and instantaneous current measurements, integrated cell balancing FETs, Additional Secure Authentication Features, an autonomous Battery Protection module, a programmable Watchdog Timer with internal Oscillator, and software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to down-load the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable-Flash and highly accurate analog front-end in a monolithic chip.

The Atmel ATmega16HVB/32HVB is a powerful microcontroller that provides a highly flexible and cost effective solution. It is part of the AVR Battery Management family that provides secure authentication, highly accurate monitoring and autonomous protection for Lithium-ion battery cells.

The ATmega16HVB/32HVB AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Onchip Debugger.

















2.1 Comparison Between ATmega16HVB and ATmega32HVB

The ATmega16HVB and ATmega32HVB differ only in memory size for Flash, EEPROM and internal SRAM. Table 2-1 summarizes the different configuration for the two devices.

 Table 2-1.
 Configuration summary

			1
Device	Flash	EEPROM	SRAM
ATmega16HVB	16K	512	1K
ATmega32HVB	32K	1K	2K







3. Disclaimer

All Min, Typ and Max values contained in this datasheet are preliminary estimates based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Final values will be available after the device is characterized.

4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.n1

5. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

6. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.







查询ATmega32HVB供应商 **Register Summary**

			D1: 0	511.5	51. 4			51. 4 22.		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	_	-	-	-	-	_	(C) -) "	TEC. CUI
(0xFE)	BPPLR	_	-	-	-	-		BPPLE	BPPL	140
(0xFD)	BPCR	_		EPID	SCD	DOCD	COCD	DHCD	CHCD	141
(0xFC)	BPHCTR	_	_		MA		PT[5:0]			143
(0xFB)	BPOCTR	- 4			N. S.		PT[5:0]			142
(0xFA)	BPSCTR			11///	0 M	SCPT[6:0]				142
(0xF9)	BPCHCD			750.V		DL[7:0]				145
(0xF8)	BPDHCD		W West	0 -		DL[7:0]				145
(0xF7)	BPCOCD		44			DL[7:0]				145
(0xF6)	BPDOCD	6 P				DL[7:0]				144
(0xF5)	BPSCD				SCI	DL[7:0]				144
(0xF4)	Reserved	-	-	-	-	-	-	-	-	_ 1.74 MIII
(0xF3)	BPIFR	-	-	-	SCIF	DOCIF	COCIF	DHCIF	CHCIF	147
(0xF2)	BPIMSK	_	-	-	SCIE	DOCIE	COCIE	DHCIE	CHCIE	146
(0xF1)	CBCR	_	-	-	-	CBE4	CBE3	CBE2	CBE1	155
(0xF0)	FCSR	-	-	-	-	DUVRD	CPS	DFE	CFE	153
(0xEF)	Reserved	_	-		- I	7 -190	_		-	
(0xEE)	Reserved	_	-	-	777 -	(°->)((/°		_	-	
(0xED)	Reserved	_	L		- 5.6	\ - U	-	-	-	
(0xEC)	Reserved	_	P43 = 3	C C	0 111	-	-	_	_	
(0xEB)	Reserved	_		3750-0	_	_	_	_	_	
(0xEA)	CADRDC		W W V			RDC[7:0]				115
(0xE9)	CADRCC					RCC[7:0]				115
(0xE8)	CADCSRC	-			0,15.		-	_	CADVSE	114
(0xE7)	CADCSRB	_	CADACIE	CADRCIE	CADICIE	-	CADACIF	CADRCIF	CADICIF	112
(0xE7)	CADCSRA	CADEN	CADACIL	CADNOIL		AS[1:0]		SI[1:0]	CADSE	111
		CADEN	CADFOL	CADOB			CAD	31[1.0]	CADSE	
(0xE5)	CADICH					C[15:8]				114
(0xE4)	CADICL					IC[7:0]			WWW.	114
(0xE3)	CADAC3					C[31:24]			4.4	114
(0xE2)	CADAC2			174		C[23:16]		1 P		114
(0xE1)	CADAC1	**				AC[15:8]				114
(0xE0)	CADAC0			C	CAD	AC[7:0]				114
(0xDF)	Reserved	-		0750.	-	-	-	-	-	
(0xDE)	Reserved	_	MA AA.	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	_	-	-	-	-	-	_	-	
(0xDB)	Reserved	_	_	-	_	-	_	_	-	FAM
(0xDA)	Reserved	-	_	-	-	-	-	-		5 427 DAY
(0xD9)	Reserved	_	_	-	-	-	-	-	1-0-	J PILO ON
(0xD8)	Reserved	_	_	_	-	-		_		7 C G . U U
(0xD7)	Reserved	-	-	-	-	-	//	_	U. WELLOW	10
(0xD6)	Reserved	_	_	-		7 -0 .		_	M As	
(0xD5)	Reserved	_	_		- AV	-132	_	P	_	
(0xD4)	CHGDCSR			-77	BATTPVL	CHGDISC1	CHGDISC1	CHGDIF	CHGDIE	131
(0xD3)	Reserved			7	o.M		-	-		
(0xD3)	BGCSR	_	-	BGD	BGSCDE	_	_	BGSCDIF	BGSCDIE	127
(0xD2)	BGCRR		W IACO	235		CR[7:0]		200011	DGGGGIL	126
(0xD1)	BGCCR		A4 77 31		Dac		C[5:0]			9
(0xD0) (0xCF)		_	_	_	_	_ BGC	- -	_	_	<u> </u>
	Reserved		+			_			_	
(0xCE)	Reserved	-	-	-	-		-	-		- 1-7-11/4
(0xCD)	Reserved	-	-	-	-	-	-	- 150	-	74 77 W
(0xCC)	Reserved	-	-	-	-	-	-	-	6	Ant
(0xCB)	Reserved	-	-	-	-	-	-	-		79C-00"
(0xCA)	Reserved	_	-	_	-	-			U.WW.D	-
(0xC9)	Reserved		-	-	-	-	-	-	M AsTan	
(0xC8)	ROCR	ROCS	-		ROCD	\Yo	-	ROCWIF	ROCWIE	134
(0xC7)	Reserved				A43 -	*\=\\(():	_	-	-	
(0xC6)	Reserved	_	A-6		0 M-	- 1111	_	_	_	
(0xC5)	Reserved	_	32-)	-75C.V	0	-	-	_	-	
(0xC4)	Reserved	-	- W ELC.	1	_	-	-	_	-	
(0xC3)	Reserved	_	M Ai	-	_	-	-	_	_	
(0xC2)	Reserved	s 7	-	_	-	-	-	-	-	
		_	_	_	_	_	_	_	_	
(0xC1)	Reserved									





查询ATmega32HVB供应商

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	WWI
(0xBE)	TWBCSR	TWBCIF	TWBCIE	_	-	-	TWBDT1	TWBDT0	TWBCIP	187
(0xBD)	TWAMR		•	•	TWAM[6:0]				0-1	187
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN		TWIE	184
(0xBB)	TWDR		•	•	2-wire Serial Inte	erface Data Regis	ter	7 4 -	WWW.D	186
(0xBA)	TWAR				TWA[6:0]	/ 90.	77/10		TWGCE	186
(0xB9)	TWSR			TWS[7:3]	777	00/1//	0.00	TWPS1	TWPS0	185
(0xB8)	TWBR	31		2-	wire Serial Interf	ace Bit Rate Regi	ster	-		184
(0xB7)	Reserved	-		- C	0 Wr	_	-	-	-	
(0xB6)	Reserved	_		1750.0	-	-	ı	-	-	
(0xB5)	Reserved	_	M /1 44 .	-	-	-	-	-	-	
(0xB4)	Reserved	- 1	-	_	-	-	-	-	-	
(0xB3)	Reserved	-	-	-	-	-	_	-	-	
(0xB2)	Reserved	-	-	-	-	-	-	_	-	FAA
(0xB1)	Reserved	-	-	-	-	-	-			5 457 DA
(0xB0)	Reserved	-	-	-	-	-	-	_	-	J NooM
(0xAF)	Reserved	-	-	-	-	-		-		7 S.G U.
(0xAE)	Reserved	-	-	-	-	-	// = //		U.WELLINI	2
(0xAD)	Reserved	-	-	-		-0	_	_	M as T.	
(0xAC)	Reserved	-	-	-	(N) -		-	_	-	
(0xAB)	Reserved	- (1)	/	-	P -	- \\\(\)		-	-	
(0xAA)	Reserved	-	- 1	17-7-0	oM-	-	-	_	-	
(0xA9)	Reserved	_	46-7	12SU-	-	-	-	_	-	
(8Ax0)	Reserved	_	WINE W.	-	-	-	-	_	-	
(0xA7)	Reserved	_	-	-	-	-	_	-	-	
(0xA6)	Reserved	-	-	-	-	_	-	-	-	
(0xA5)	Reserved	-	-	-	-	-		-	-	- 1-6 1111
(0xA4)	Reserved	-	-	-	-	-	-	-		3 1/2/1
(0xA3)	Reserved	-	_	-	-	_		-	-1 -1	CO CDW
(0xA2)	Reserved	-	-	-	-	-			C. W. W.	120
(0xA1)	Reserved	_	_	-	-		-	-	M M-	
(0xA0)	Reserved	_	-	-	- A	- \ Y o	-		-	
(0x9F)	Reserved	_	-	-	3.53 -	\	-	-	-	
(0x9E)	Reserved	-		12-21/	0.14) = 1111V	_	-	-	
(0x9D)	Reserved	-		75C.V	0 1112	-	-	-	-	
(0x9C)	Reserved	-	WWW.	36	-	_	-	-	-	
(0x9B)	Reserved		7.7	-	_	_		_	-	
(0x9A)	Reserved	_	-	_	_	_	_	_	-	
(0x99)	Reserved	_	-	-	-	_		-	-	T TON
(0x98)	Reserved Reserved	_	_	_	_	_	_	- 10	-	
(0x97) (0x96)	 	_			_		_	_	1 - 1 - 1 T	COM
(0x95)	Reserved Reserved	_	_	_	_	_		_	-	750.00
(0x95) (0x94)	Reserved	_		_	_	_	<u> </u>	_	WW.D	10
(0x93)	Reserved	_			- A	-90,		_	-	
(0x92)	Reserved				- 1	0=17/2		_	_	
(0x92) (0x91)	Reserved	_ 1	/-			-	_	_	_	
(0x91)	Reserved	_	- A-1		M o	_		_	-	
(0x90) (0x8F)	Reserved	_		175C-V	_	_		_	-	
(0x8F)	Reserved		WWW.	-	_	-		_	-	
(0x8D)	Reserved	_	_	_	_	_		_	_	
(0x8C)	Reserved	_		_	_	_	_	_	_	
(0x8B)	Reserved	_	_	_	_	_	_	_	_	_ = 0 Table
(0x8A)	Reserved	_	_	_	_	_	_		/	= 427 1349
(0x89)	OCR1B			1		put Compare Rec				95
(0x88)	OCR1A					put Compare Reg			22)	95
(0x87)	Reserved	_	_	-		-	-	V =	G. NEWS	- 55
(0x86)	Reserved	_	_	_		-9		_	M An an	
(0x85)	TCNT1H					I (8 Bit) High Byte				95
(0x84)	TCNT1L	11		44 177		1 (8 Bit) Low Byte				95
(0x83)	Reserved	_	100-1	11 - 0	-	- Jan 2011 Dyte	_	_	_	55
(0x82)	Reserved	_	-	0750.V	_	_	_	_	_	
	TCCR1B		WWW.	_	_	_	CS12	CS11	CS10	81
							5512		55.0	
(0x81)		TCW1	ICFN1	ICNC1	ICES1	ICS1	_	_	WGM10	94
	TCCR1A Reserved	TCW1	ICEN1	ICNC1	ICES1	ICS1	-	-	WGM10	94





查询ATmega32HVB供应商

	Tillega52n	1	T	D'4 5	D': 4	D'' 0	D:: 0	D': 4	D:: 0	_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-	-	-		-	-	_ 17, 1911
(0x7C)	VADMUX	-	-	-	-		VADI	/UX[3:0]		120
(0x7B)	Reserved	_	-	_	-	-	-	-	-	- C C 100 M
(0x7A)	VADCSR	-	-	-	-	VADEN	VADSC	VADCCIF	VADCCIE	120
(0x79)	VADCH	-	_	_			VADC Data H	egister High byte	WWW.	121
(0x78)	VADCL					egister Low byte				121
(0x77)	Reserved	-	-		1111 -	0-\\(//		-	-	
(0x76)	Reserved	- 11	-7.	73-7/0	C) 3/A	- 1111/	_	-	-	-
(0x75)	Reserved	-		3750.C	D tor	-		-	-	-
(0x74)	Reserved	-	WWW.	3.40	-	-		-	-	-
(0x73)	Reserved	_	-	-	-	-	_	_	-	
(0x72)	Reserved		_	_	_	-		_	_	
(0x71)	Reserved	_	-	-	_	-	<u>-</u>	_	-	
(0x70)	Reserved	_	_	_	_					00
(0x6F)	TIMSK1					ICIE1	OCIE1B	OCIE1A	TOIE1	96 96
(0x6E) (0x6D)	TIMSK0 Reserved	_	-	_	-	ICIE0	OCIE0B	OCIE0A	TOIE0	96
, ,		_	_	_	- DCIA	T[15:0]		-		00
(0x6C)	PCMSK1					IT[15:8]	DCI	NT[0.0]	WWW.D	60
(0x6B) (0x6A)	PCMSK0 Reserved	_	-		M -	-132	<u> </u>	NT[3:0] _	_	61
	+		ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	58
(0x69) (0x68)	EICRA PCICR	ISC31	15030	13021	15020	ISCIT	13010	PCIE1	PCIE0	60
(0x68) (0x67)	Reserved		32-)	790.C	0 1/4	_		POIET -	PCIEU -	OU .
(0x67)	FOSCCAL		- 111 VM	3/30		alibration Registe		_	_	32
(0x65)	Reserved		MAN	_	-	- Landration Registe	_	_	-	32
(0x64)	PRR0		PRTWI	PRVRM	_	PRSPI	PRTIM1	PRTIM0	PRVADC	40
(0x63)	Reserved	_	-	FITTINI		FNOFI	FITTIVIT	- TTTINO	-	40
(0x62)	Reserved	_	_	_	_	_		497	-7.7	
(0x61)	CLKPR	CLKPCE	_	_	_	_		CLKPS1	CLKPS0	32
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	49
0x3F (0x5F)	SREG	I	T	H	S	V	N	Z	C	10
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	13
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	13
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	10
0x3B (0x5B)	Reserved	_	- A-1	- e-c . C	0 1/4	_	_	_	_	-
0x3A (0x5A)	Reserved		- 111	3750.0	_	_	_	_	_	
0x39 (0x59)	Reserved		MAIA	_	_	_	_	_	_	
0x38 (0x58)	Reserved		_	_	_	_	_	_	_	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	СТРВ	RFLB	PGWRT	PGERS	SPMEN	206
0x36 (0x56)	Reserved	_	_	_	_	_	_	-	_	177/1/11
0x35 (0x55)	MCUCR	_	_	CKOE	PUD	-	_	IVSEL	IVCE	78/32
0x34 (0x54)	MCUSR	-	_	_	OCDRF	WDRF	BODRF	EXTRF	PORF	49
0x33 (0x53)	SMCR	-	-	_	-		SM[2:0]		SE	39
0x32 (0x52)	Reserved	-	-	-	-	-		_	MW-W-	
0x31 (0x51)	DWDR				debugWIRE	Data Register			77	190
0x30 (0x50)	Reserved	-	-	200 - 100 M		0= \(((a)	_	-	-	
0x2F (0x4F)	Reserved	_ 30	= /_	73 -370	4-	\ - \\\\\\\	-	-	-	
0x2E (0x4E)	SPDR			- C C		a Register				107
0x2D (0x4D)	SPSR	SPIF		N 7 13 W	_	_	_	_	SPI2X	106
0x2C (0x4C)	31 311	SPIF	WCOL	365			_			
UX2C (UX4C)	SPCR	SPIE	WCOL SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	105
0x2B (0x4B)					MSTR				SPR0	105 24
	SPCR				MSTR General Purpo	CPOL			SPR0	
0x2B (0x4B)	SPCR GPIOR2			DORD	MSTR General Purpo General Purpo	CPOL se I/O Register 2	СРНА		SPR0	24
0x2B (0x4B) 0x2A (0x4A)	SPCR GPIOR2 GPIOR1			DORD	MSTR General Purpo General Purpo er/Counter0 Out	CPOL se I/O Register 2 se I/O Register 1	CPHA		SPR0	24 24
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	SPCR GPIOR2 GPIOR1 OCR0B			DORD	MSTR General Purpo General Purpo er/Counter0 Outper/Counter0 O	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi	CPHA ster B ster A		SPR0	24 24 95
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A			DORD	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter	CPOL se I/O Register 2 se I/O Register 1 out Compare Regiout Compare Regi	CPHA ster B ster A		SPR0	24 24 95 95
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H			DORD	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter	CPOL use I/O Register 2 use I/O Register 1 out Compare Regiout Compare Region (8 Bit) High Byte	CPHA ster B ster A		SPR0 CS00	24 24 95 95 95
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L	SPIE	SPE	DORD Tim Tim	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter Timer/Counter	CPOL use I/O Register 2 use I/O Register 1 out Compare Regiout Compare Region (8 Bit) High Byte	CPHA ster B ster A	SPR1	271	24 24 95 95 95 95
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B	SPIE	SPE -	DORD Tim	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter Timer/Counter	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi out Compare Regi 0 (8 Bit) High Byte 0 (8 Bit) Low Byte	CPHA ster B ster A CS02	SPR1	CS00	24 24 95 95 95 95 95 81
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A	SPIE	SPE - ICENO	DORD Tim Tim	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter Timer/Counter	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi	CPHA ster B ster A CS02	SPR1 CS01 -	CS00 WGM00 PSRSYNC	24 24 95 95 95 95 95 81
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR	SPIE - TCW0 TSM	SPE - ICENO -	DORD Tim Tim - ICNC0 -	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter Imer/Counter ICES0 -	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi	CPHA ster B ster A CS02	SPR1 CS01 -	CS00 WGM00	24 24 95 95 95 95 95 81 94
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR	SPIE - TCW0 TSM	SPE - ICENO -	DORD Tim Tim - ICNC0 -	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter ICES0 EEPROM Addres	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi	CPHA ster B ster A CS02	SPR1 CS01 -	CS00 WGM00 PSRSYNC	24 24 95 95 95 95 95 81 94
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL	SPIE - TCW0 TSM	SPE - ICENO -	DORD Tim Tim - ICNC0 -	MSTR General Purpo General Purpo er/Counter0 Out er/Counter0 Out Timer/Counter ICES0 EEPROM Addres	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi out Compare Regi out Compare Regi o (8 Bit) High Byte o (8 Bit) Low Byte ICSO s Register Low By	CPHA ster B ster A CS02	SPR1 CS01 -	CS00 WGM00 PSRSYNC	24 24 95 95 95 95 95 81 94
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL	SPIE - TCW0 TSM -	SPE - ICENO	DORD Tim Tim - ICNC0 E	MSTR General Purpo General Purpo Ger/Counter0 Outp er/Counter0 Outp Timer/Counter ICES0 EPROM Addres EEPROM EEPM0	CPOL se I/O Register 2 se I/O Register 1 out Compare Regi out Compare Register Low By out Compare Register Low By out Compare Register Register	CPHA ster B ster A CS02 tte	CS01 EEPRON	CS00 WGM00 PSRSYNC	24 24 95 95 95 95 95 81 94 20 20
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	SPCR GPIOR2 GPIOR1 OCROB OCROA TCNTOH TCNTOL TCCROB GTCCR EEARH EEARL EEDR EECR	SPIE - TCW0 TSM -	SPE - ICENO	DORD Tim Tim - ICNC0 E	MSTR General Purpo General Purpo Ger/Counter0 Outp er/Counter0 Outp Timer/Counter ICES0 EPROM Addres EEPROM EEPM0	CPOL se I/O Register 2 se I/O Register 1 but Compare Regi but Compare Regi 0 (8 Bit) High Bytet 0 (8 Bit) Low Byte - ICS0 - s Register Low By Data Register EERIE	CPHA ster B ster A CS02 tte	CS01 EEPRON	CS00 WGM00 PSRSYNC	24 24 95 95 95 95 95 81 94 20 20 20 21
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	SPIE - TCW0 TSM	SPE - ICENO	DORD Tim Tim - ICNC0 EEPM1	MSTR General Purpo General Purpo Ger/Counter0 Outp er/Counter0 Outp Timer/Counter ICES0 EPROM Addres EEPROM EEPM0	CPOL se I/O Register 2 se I/O Register 1 but Compare Regi but Compare Regi 0 (8 Bit) High Byte 0 (8 Bit) Low Byte - ICS0 - s Register Low By Data Register EERIE see I/O Register 0	CPHA ster B ster A CS02 te	CS01 - EEPROM	CS00 WGM00 PSRSYNC High byte EERE	24 24 95 95 95 95 95 81 94 20 20 20 21 24





查询ATmega32HVB供应商

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	-	-	PCIF1	PCIF0	60
0x1A (0x3A)	Reserved	-	-	-	-	-	-	- 483	/ =	4 12 1 100
0x19 (0x39)	Reserved	-	-	-	-	-	-		0-1	Mag
0x18 (0x38)	Reserved	-	-	-	-	-		-	200	750.00
0x17 (0x37)	OSICSR	-	-	-	OSISEL0	_		OSIST	OSIEN	33
0x16 (0x36)	TIFR1	-	-	-	- A	ICF1	OCF1B	OCF1A	TOV1	96
0x15 (0x35)	TIFR0	-	-		- 1111	ICF0	OCF0B	OCF0A	TOV0	96
0x14 (0x34)	Reserved	- 42	-7-1	471 - (1)	-	- (/ -	-	-	
0x13 (0x33)	Reserved	7-00	3 - 1 - 1	- C	0 W-	-	-	-	-	
0x12 (0x32)	Reserved	_		1750.	-	-	-	-	-	
0x11 (0x31)	Reserved	-	MATA.	-	-	-	-	-	-	
0x10 (0x30)	Reserved	1 - 1	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	_	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	- TEAR
0x0D (0x2D)	Reserved	-	-	-	-	-	-			5 427 DAY
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	10 C	MOON
0x0B (0x2B)	Reserved	-	-	-	-	-	-	_		756.00
0x0A (0x2A)	Reserved	-	-	-	-	-	// = / (-	U.WELLEL	20
0x09 (0x29)	Reserved	-	-	-		7 = 9	-	-	M as-	
0x08 (0x28)	PORTC	-	-	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	66
0x07 (0x27)	Reserved	- 35		3-13/1	- C-10	/ - /////	/ ==	-	-	
0x06 (0x26)	PINC		40-4	17-5	PINC4	PINC3	PINC2	PINC1	PINC0	66
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	78
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	78
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	78
0x02 (0x22)	PORTA	0 P _	-	-	-	PORTA3	PORTA2	PORTA1	PORTA0	78
0x01 (0x21)	DDRA	-	-	-	-	DDA3	DDA2	DDA1	DDA0	78
0x00 (0x20)	PINA	_	-	-	-	PINA3	PINA2	PINA1	PINA0	78

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega16HVB/32HVB is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.









8. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS)		1 11	COM
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	MOO
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUCT		ractional Multiply Signed with Onsigned	MI:NO C (NUX NI) CC I	2,0	
RJMP	k	Polativo lump	PC ← PC + k + 1	None	2
	K	Relative Jump			2
IJMP	1.	Indirect Jump to (Z)	PC ← Z	None	
JMP	k k	Direct Jump	PC ← k	None	3
RCALL	К	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK		4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	Col.
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	15				
BRTS	k	Branch if T Flag Cleared	I if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	リーコン
BRTS BRTC BRVS	k k	Branch if T Flag Cleared Branch if Overflow Flag is Set	if (T = 0) then PC ← PC + k + 1 if (V = 1) then PC ← PC + k + 1	None None	1/2





查询ATmega32HVB供应商 Instruction Set Summary (Continued) 8.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS	_		WW.BZ	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BLD	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	None	coM
SEC	Rd, b	Bit load from T to Register Set Carry	Rd(b) ← T C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI	746 - 5417	Global Interrupt Enable	1←1	1	1
CLI	7/1041	Global Interrupt Disable	1←0	1	1
SES	42 LL 3 P	Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	COM
SET		Set T in SREG	T ← 1	T. n750	1
CLT		Clear T in SREG	T ← 0	W T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I			IIII		1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec. Load Indirect	$X \leftarrow X - 1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ← Z - 1, (Z) ← Rr	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	D-1-7	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	D4 D	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1





查询ATmega32HVB供应商 Instruction Set Summary (Continued) 8.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
OUT	P, Rr	Out Port	P ← Rr	None	~ 01M
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN	STRUCTIONS		10 - W		
NOP		No Operation	01//2	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





















9. Ordering Information

9.1 ATmega16HVB

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1 - 8 MHz	4 - 25V	ATMEGA16HVB-8X3	44X1	-40°C to 85°C



	Package Type
44X1	44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)





查询ATmega32HVB供应商

9.2 ATmega32HVB

Speed (MHz)	Power Supply	Ordering Code	Package w	Operation Range
1 - 8 MHz	4 - 25V	ATMEGA32HVB-8X3	44X1	-40°C to 85°C






















	Package Type						
44X1	44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)						
\ \\\\\\							







查询ATmega32HVB供应商 10. Packaging Information

10.1 44X1









COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	541
A1	0.05	<u> </u>	0.15	MAL
b	0.17	E.	0.27	C.60
С	0.09	M.M.	0.20	
D	10.90	11.00	11.10	
E1	4.30	4.40	4.50	
E	6.20	6.40	6.60	
е	0.50 TYP			
L	0.50	0.60	0.70	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MO-153BE.

5/16/07



2325 Orchard Parkway San Jose, CA 95131

44X1, 44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 44X1

REV. Α





11. Errata

11.1 ATmega16HVB

11.1.1 Rev. A

No known errata.

11.2 ATmega32HVB

11.2.1 Rev. A

No known errata.























12. Revision history

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

12.1 Rev. 8042B-06/10



Removed direction arrow in Figure 17-1 on page 82.

Updated "Configuring PA1 and PA0 for V-ADC operation" on page 118.

Updated "Operating Circuit" on page 225, with correct naming convention for thermistors RT32 and RT33.

12.2 Rev. 8042A-08/09



Initial revision



















Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

France Tel: (33) 1-30-60-70

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature





Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, AVR®, AVR® logo and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

