

551013037 - LMP8100 Evaluation Board User Guide

This evaluation board contains the LMP8100, along with a logic circuit to program the register in the LMP8100.

Connectors, Jumpers, Test Points

POWER SUPPLY

There are three banana plugs labeled GND, V+, and V- to power the eval board. A single supply of +5V or a dual supply of $\pm 2.5V$ can be used.

SIGNAL CONNECTORS

There are three connectors for signals.

- J1 is a BNC labeled V_{IN} for the input signal.
- J2 is a BNC labeled V_{OUT} for the output signal
- J3 is a 5-pin header that can be connected to a microcontroller. A microcontroller can be used to write the register of the LMP8100 if the logic circuitry on the eval board is not used. See the Writing to the Register Using a Microcontroller section.

JUMPERS

The eval board has six jumpers.

- JP1 connects the SCK pin of the LMP8100 to either the on-board logic or to J3.
- JP2 connects the SDI pin of the LMP8100 to either the on-board logic or to J3.
- JP3 connects the \overline{CS} pin of the LMP8100 to either the on-board logic or to J3.
- JP4 connects the V- pin of the LMP8100 to either the V- banana plug or to ground.
- JP5 connects the GRT pin of the LMP8100 to ground, a low-impedance DC source, or an AC ground. See the Low-Impedance DC Source section.
- JP6 connects the enable pin of the op amp used in the low-impedance DC source to either +5V (enabled) or ground (disabled).

TEST POINTS

The test points are connected as follows.

- TP1 – +IN pin
- TP2 – GRT pin
- TP3 – SDO pin
- TP4 – V_{OUT} pin
- TP5 – SCK pin
- TP6 – SDI pin
- TP7 – \overline{CS} pin

National Semiconductor
Application Note 1626
Mike Stout
October 16, 2008



Hardware Setup

REGISTER PROGRAMMING SETUP

1. To use the on-board logic circuit to program the LMP8100 Register connect the jumpers as follows:
 - JP1 – Pins 2 and 3
 - JP2 – Pins 2 and 3
 - JP3 – Pins 2 and 3
2. To use an external microcontroller to program the LMP8100 Register connect the jumpers as follows:
 - JP1 – Pins 1 and 2
 - JP2 – Pins 1 and 2
 - JP3 – Pins 1 and 2Connect the external microcontroller to J3.

POWER SUPPLY SETUP

1. +5V Supply
Connect the jumper as follows:
 - JP4 – GND and the center pinConnect a +5V supply to the V+ and GND banana plugs.
2. $\pm 2.5V$ Supply
Connect the jumper as follows:
 - JP4 – V- and the center pinConnect a +2.5V supply to the V+ banana plug, a -2.5V supply to the V- banana plug, and supply grounds to the GND banana plug.

GRT PIN SETUP

1. To connect the GRT pin to ground
Connect the jumpers as follows:
 - JP5 – GND and the center pin
 - JP6 – GND and the center pin
2. To connect the GRT pin to a Low-Impedance Source
Connect the jumpers as follows:
 - JP5 – DC and the center pin
 - JP6 – V+ and the center pin
3. To connect the GRT pin to an AC ground
Connect the jumpers as follows:
 - JP5 – AC GND and the center pin
 - JP6 – GND and the center pin

COMPONENTS

Various loads can be installed on the eval board. The series resistance at R8 can be changed or replaced by a jumper. The resistive load at R4 can be changed. An AC coupled load can be added by using C24 and R9. A capacitive load can be added at C4. The eval board with a jumper at R8 has between 6 and 7 pF of parasitic capacitance.



Using the Board

查询LMP8100供应商

INPUT AND OUTPUT SIGNALS

The input signal is connected to the LMP8100 using J1 (V_{IN}). The output signal is taken from J2 (V_{OUT}).

PROGRAMMING THE LP8100

The register in the LMP8100 can be programmed using switches SW1 and SW2. SW1 consists of eight switches labeled G0, G1, G2, G3, PO, 0, C0, and C1 corresponding to the eight bits of the LMP8100 register. If the switch is up a "0" is programmed to the corresponding bit. SW2 is used to load the data into the register of the LMP8100.

For example, to load a gain of 6 with a compensation level of 1, SW1 would be set as follows:

- G0 – Down = 1
- G1 – Up = 0
- G2 – Down = 1
- G3 – Up = 0
- PO – Up = 0
- 0 – Up = 0
- C0 – Down = 1
- C1 – Up = 0

Pushing SW2 will load the data into the register of the LMP8100. Table 1 shows the possible register values.

TABLE 1. Register Values

C1	C0	Zero	PD	G3	G2	G1	G0	Gain	Comp.	Other
0	0	0	0	0	0	0	0	1	00	
0	0	0	0	0	0	0	1	2	00	
0	0	0	0	0	0	1	0	3	00	
0	0	0	0	0	0	1	1	4	00	
0	0	0	0	0	1	0	0	5	00	
0	0/1	0	0	0	1	0	1	6	00,01	
0	0/1	0	0	0	1	1	0	7	00,01	
0	0/1	0	0	0	1	1	1	8	00,01	
0	0/1	0	0	1	0	0	0	9	00,01	
0	0/1	0	0	1	0	0	1	10	00,01	
0/1	0/1	0	0	1	0	1	0	11	00,01,10	
0/1	0/1	0	0	1	0	1	1	12	00,01,10	
0/1	0/1	0	0	1	1	0	0	13	00,01,10	
0/1	0/1	0	0	1	1	0	1	14	00,01,10	
0/1	0/1	0	0	1	1	1	0	15	00,01,10	
0/1	0/1	0	0	1	1	1	1	16	00,01,10,11	
X	X	X	1	X	X	X	X	NA	NA	Power Down
X	X	1	0	X	X	X	X	NA	NA	Zero Down

LOW-IMPEDANCE DC SOURCE

A DC voltage can be applied to the GRT pin. Because the GRT pin is connected to the internal gain setting resistors this DC source needs to be low impedance. Impedance on the GRT pin will change the gain of the LMP8100. The DC source on the eval board can use an op amp, U1, to provide a low-impedance source. To use the DC source install an op amp, connect the DC and center pin of JP5, and connect the V+ and center pin of JP6. The voltage is set by adjusting R1.

WRITING TO THE REGISTER USING A MICROCONTROLLER

A microcontroller can be used to program the LMP8100. The on board register programmer is disconnected from the LMP8100 by connecting pins 1 and 2 of JP1, JP2, and JP3. The microcontroller signals are connected to the LMP8100 through J3.



Board Layout

[查询LMP8100供应商](#)




FIGURE 2. Top Layout





FIGURE 3. Bottom Layout



[查询LMP8100供应商](#)

Notes



[查询LMP8100供应商](#)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/lido		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com
German Tel: +49 (0) 180 5010 771
English Tel: +44 (0) 870 850 4288

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com