2010 Microchip Technology Inc.

dzsc.com

MICROCHIP

PIC16F/LF1826/27 Data Sheet

18/20/28-Pin Flash Microcontrollers

with nanoWatt XLP Technology

Preliminary

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U S A, and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-285-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

High-Performance RISC CPU:

- · C Compiler Optimized Architecture
- · 256 bytes Data EEPROM
- Up to 4 Kbytes Linear Program Memory Addressing
- Up to 384 bytes Linear Data Memory Addressing
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
- Two full 16-bit File Select Registers (FSRs)
- FSRs can read program and data memory

Flexible Oscillator Structure:

- Precision 32 MHz Internal Oscillator Block:
- Factory calibrated to ± 1%, typical
 - Software selectable frequencies range of 31 kHz to 32 MHz
- 31 kHz Low-Power Internal Oscillator
- · Four Crystal modes up to 32 MHz
- Three External Clock modes up to 32 MHz
- 4X Phase Lock Loop (PLL)
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up
- Reference Clock Module:
- Programmable clock output frequency and duty-cycle

Special Microcontroller Features:

- 1.8V-5.5V Operation PIC16F1826/27
- 1.8V-3.6V Operation PIC16LF1826/27
- Self-Programmable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1ms to 268s
- Programmable Code Protection
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Enhance Low-Voltage Programming
- · Power-Saving Sleep mode

Extreme Low-Power Management PIC16LF1826/27 with nanoWatt XLP:

- Sleep mode: 30 nA
- Watchdog Timer: 500 nA
- Timer1 Oscillator: 600 nA @ 32 kHz

Analog Features:

- Analog-to-Digital Converter (ADC) Module:
 - 10-bit resolution, 12 channels
 - Auto acquisition capability
 - Conversion available during Sleep
- Analog Comparator Module:
 - Two rail-to-rail analog comparators
 - Power mode control
 - Software controllable hysteresis
- Voltage Reference Module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection


Peripheral Highlights:

- 15 I/O Pins and 1 Input Only Pin:
 - High current sink/source 25 mA/25 mA
 - Programmable weak pull-ups
 - Programmable interrupt-on- change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Dedicated, low-power 32 kHz oscillator driver
- Up to three Timer2-types: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Up to two Capture, Compare, PWM (CCP) Modules
- Up to two Enhanced CCP (ECCP) Modules:
- Software selectable time bases
- Auto-shutdown and auto-restart
 - PWM steering
- Up to two Master Synchronous Serial Port (MSSP) with SPI and I²C[™] with:
 - 7-bit address masking
 - SMBus/PMBus™ compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) Module
- mTouch[™] Sensing Oscillator Module:
- Up to 12 input channels
- Data Signal Modulator Module:
 Selectable modulator and carrier sources
- SR Latch:
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications

查询PIC16F1826供应商 PIC16F/LF1826/27 Family Types

	Program Memory	Da Men	ata nory		(ch)	ch)	S	-bit)			ridge)	idge)		
Device	Words	SRAM (bytes)	Data EEPROM (bytes)	ا/O's ⁽¹⁾	10-bit ADC (CapSense (Comparato	Timers (8/16	EUSART	dSSM	ECCP (Full-Br	ECCP (Half-Bridg	ССР	SR Latch
PIC16LF1826	2K	256	256	16	12	12	2	2/1	1	1	1	_	_	Yes
PIC16F1826	2K	256	256	16	12	12	2	2/1	1	1	1	_		Yes
PIC16LF1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes
PIC16F1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes


Note 1: One pin is input only.



© 2010 Microchip Technology Inc.

查询PIC16F1826供应商

Pin Diagram – 28-Pin QFN/UQFN (PIC16F/LF1826/27)



查询P	IC16F1826供)	Ŵ	商		1								I		1					
	Basic	Ι	I	I	I	-	MCLR, VPP	CLKR CLKRUT CSC2	OSC1	-	-	I	Ι	I	I	ICDCLK ICSPCLK/	ICSPDAT/ ICDDAT	ααΛ	VSS	
	Pull-up	z	z	z	z	z	$\gamma^{(3)}$	z	z	7	Y	≻	≻	≻	≻	~	Y	I	I	
	Modulator	I	1	I	I	I	Ι	I	I	I	Ι	NIMOM	MDOUT	MDCIN2	I	I	MDCIN1		I	
	Interrupt	1	1	I	I		I	I	Ι	INT IOC	100	IOC	IOC	IOC	IOC	IOC	100		I	
	MSSP	SDO2 ⁽²⁾	SS2 ⁽²⁾	I	I		SS1 ⁽¹⁾	SDO1 ⁽¹⁾	I	I	SDA1 SDI1	SDA2 ⁽²⁾ SDI2 ⁽²⁾ SDO1 ^(1,4)	I	SCL1 SCK1	SCL2 ⁽²⁾ SCK2 ⁽²⁾ SS1 ^(1,4)	I			I	
	EUSART	1	1	I	1			I		I	RX ^(1,4) DΤ ^(1,4)	RX ⁽¹⁾ DT ⁽¹⁾ TX ^(1,4) CK ^(1,4)		1	TX ⁽¹⁾ CK ⁽¹⁾	I	Ι			
	ССР	1	1	1	CCP3 ⁽²⁾	CCP4 ⁽²⁾	1	P1D ⁽¹⁾ P2B ^(1,2)	P1C ⁽¹⁾ CCP2 ^(1,2) P2A ^(1,2)	CCP1 ⁽¹⁾ P1A ⁽¹⁾ FLT0	-	I	CCP1 ^(1,4) P1A ^(1,4)	1	P1B	P1C ^(1,4) CCP2 ^(1,2,4) P2A ^(1,2,4)	P1D ^(1,4) P2B ^(1,2,4)		I	
	Timers	1	1	I	I	TOCKI	I	-	-	T1G		1	I	I		T1CKI T1OSI	T10SO	I	1	ontrol.
	SR Latch	1	I	I	SRQ	SRNQ	-	-	Ι	SRI	—	I	I	Ι	I	I	_			inder user c
826/27)	Comparator	C12IN0-	C12IN1-	C12IN2- C12IN+	C12IN3- C1IN+ C10UT	CZOUT	Ι	I	Ι	I	I	I	I	I	I	I	I	I	I	Pin functions can be moved using the APFCON0 or APFCON1 register. Functions are only available on the <u>PIC16F/LF1827.</u> Weak pull-up always enabled when <u>MCLR</u> is enabled, otherwise the pull-up is under user control. Default function location.
_	Cap Sense	CPS0	CPS1	CPS2	CPS3	CPS4	I	I	I	I	CPS11	CPS10	CPS9	CPS8	CPS7	CPS5	CPS6		I	PECON1 reg otherwise th
18/20/28-PIN SUMMARY (PIC16F/LF	Reference	I	I	VREF- DACOUT	VREF+		Ι	-	Ι	-		I	I	I	I	I	-			CON0 or AF /LF1827. is enabled,
UMMAR	A/D	ANO	AN1	AN2	AN3	AN4	Ι	Ι	Ι	Ι	AN11	AN10	AN9	AN8	AN7	AN5	ANG			ing the APF the PIC16F vhen MCLR
8-PIN SI	ANSEL	7	≻	≻	٨	٨	Ν	z	z	z	٨	~	≻	≻	~	~	٨	I		e moved us available on 's enabled v ation.
3/20/2	28-Pin QFN/UQFN	23	24	26	27	28	٢	20	21	2	œ	0	10	12	13	15	16	17,19	3,5	is can b are only up alway ction loc
18	20-Pin SSOP	19	20	~	2	e	4	17	18	7	ø	თ	10	7	12	13	14	15,16	5,6	function actions a ak pull-t fault fun
н 1:	18-Pin PDIP/SOIC	17	18	~	5	с	4	15	16	9	7	∞	ი	10	7	7	13	14	5	1: Pin 2: Fur 3: We 4: Def
TABLE	I/O	RA0	RA1	RA2	RA3	RA4	RA5	RA6	RA7	RBO	RB1	RB2	RB3	RB4	RB5	RB6	RB7	VDD	Vss	Note

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商 Table of Contents

1.0	Device Overview	
2.0	Enhanced Mid-Range CPU	
3.0	Memory Organization	
4.0	Device Configuration	49
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	55
6.0	Reference Clock Module	73
7.0	Resets	77
8.0	Interrupts	85
9.0	Power-Down Mode (Sleep)	101
10.0	Watchdog Timer (WDT)	103
11.0	Data EEPROM and Flash Program Memory Control	107
12.0	I/O Ports	121
13.0	Interrupt-on-Change	133
14.0	Fixed Voltage Reference (FVR)	137
15.0	Analog-to-Digital Converter (ADC) Module	139
16.0	Digital-to-Analog Converter (DAC) Module	153
17.0	SR Latch	
18.0	Comparator Module	165
19.0	Timer0 Module	175
21.0	Timer1 Module	179
22.0	Timer2/4/6 Modules	191
23.0	Data Signal Modulator (DSM)	195
24.0	÷ , ,	
25.0	Master Synchronous Serial Port (MSSP) Module	
26.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	287
27.0	Capacitive Sensing Module	317
28.0	In-Circuit Serial Programming™ (ICSP™)	325
	Instruction Set Summary	
30.0	Electrical Specifications	343
31.0	DC and AC Characteristics Graphs and Tables	377
32.0	Development Support	379
	Packaging Information	
Appe	ndix A: Revision History	393
Appe	ndix B: Device Differences	393
Index		395
The I	Aicrochip Web Site	403
Custo	omer Change Notification Service	403
	omer Support	
	er Response	
Produ	uct Identification System	405
	•	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 **1.0 DEVICE OVERVIEW**

The PIC16F/LF1826/27 are described within this data sheet. They are available in 18/20/28-pin packages. Figure 1-1 shows a block diagram of the PIC16F/LF1826/27 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERAL
SUMMARY

Peripheral		PIC16F/LF1826	PIC16F/LF1827
ADC		•	•
Capacitive Sensing Mod		•	•
Digital-to-Analog Conve	erter (DAC)	•	•
Digital Signal Modulator	r (DSM)	•	•
EUSART		•	•
Fixed Voltage Referenc	e (FVR)	•	•
Reference Clock Modul	е	•	•
SR Latch		•	•
Capture/Compare/PWN	1 Modules		
	ECCP1	•	•
	ECCP2		•
	CCP3		•
	CCP4		•
Comparators			
	C1	٠	•
	C2	٠	•
Master Synchronous Se	erial Ports		•
	MSSP1	٠	•
	MSSP2		•
Timers			
	Timer0	•	•
	Timer1	٠	•
	Timer2	٠	•
	Timer4		•
	Timer6		•

查询PIC16F1826供应商

FIGURE 1-1: PIC16F/LF1826/27 BLOCK DIAGRAM




TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C12IN0-/	RA0	TTL	CMOS	General purpose I/O.
SDO2 ⁽²⁾	AN0	AN	_	A/D Channel 0 input.
	CPS0	AN	_	Capacitive sensing input 0.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	SDO2	DO2 — CMOS SPI data output.		SPI data output.
RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	—	A/D Channel 1 input.
	CPS1	AN	_	Capacitive sensing input 1.
	C12IN1-	AN	—	Comparator C1 or C2 negative input.
	SS2	ST	—	Slave Select input 2.
RA2/AN2/CPS2/C12IN2-/	RA2	TTL	CMOS	General purpose I/O.
C12IN+/VREF-/DACOUT	AN2	AN	—	A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	C12IN2-	AN	—	Comparator C1 or C2 negative input.
	C12IN+	AN	—	Comparator C1 or C2 positive input.
	VREF-	AN	—	A/D Negative Voltage Reference input.
	DACOUT	_	AN	Voltage Reference output.
RA3/AN3/CPS3/C12IN3-/C1IN+/	RA3	TTL	CMOS	General purpose I/O.
VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ	AN3	AN	—	A/D Channel 3 input.
	CPS3	AN	—	Capacitive sensing input 3.
	C12IN3-	AN	—	Comparator C1 or C2 negative input.
	C1IN+	AN	—	Comparator C1 positive input.
	VREF+	AN	—	A/D Voltage Reference input.
	C10UT	_	CMOS	Comparator C1 output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	SRQ	_	CMOS	SR latch non-inverting output.
RA4/AN4/CPS4/C2OUT/T0CKI/	RA4	TTL	CMOS	General purpose I/O.
CCP4 ⁽²⁾ /SRNQ	AN4	AN	—	A/D Channel 4 input.
	CPS4	AN	—	Capacitive sensing input 4.
	C2OUT	_	CMOS	Comparator C2 output.
	T0CKI	ST	—	Timer0 clock input.
	CCP4	ST	CMOS	Capture/Compare/PWM4.
	SRNQ		CMOS	SR latch inverting output.
RA5/MCLR/VPP/SS1 ^(1,2)	RA5	TTL	CMOS	General purpose I/O.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	HV	_	Programming voltage.
	SS1	ST	_	Slave Select input 1.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Functions are only available on the PIC16F/LF1827.

查询PIC16F1826供应商

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA6/OSC2/CLKOUT/CLKR/	RA6	TTL	CMOS	General purpose I/O.
P1D ⁽¹⁾ /P2B ^(1,2) /SDO1 ⁽¹⁾	OSC2		XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT		CMOS	Fosc/4 output.
	CLKR		CMOS	Clock Reference Output.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	SDO1	_	CMOS	SPI data output 1.
RA7/OSC1/CLKIN/P1C ⁽¹⁾ /	RA7	TTL	CMOS	General purpose I/O.
CCP2 ^(1,2) /P2A ^(1,2)	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS		External clock input (EC mode).
	P1C		CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A		CMOS	PWM output.
RB0/T1G/CCP1 ⁽¹⁾ /P1A ⁽¹⁾ /INT/ SRI/FLT0	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	T1G	ST	—	Timer1 Gate input.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A	_	CMOS	PWM output.
	INT	ST	—	External interrupt.
	SRI	ST	_	SR latch input.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RB1/AN11/CPS11/RX ^(1,3) / DT ^(1,3) /SDA1/SDI1	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN	_	A/D Channel 11 input.
	CPS11	AN	—	Capacitive sensing input 11.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA1	l ² C™	OD	I ² C™ data input/output 1.
	SDI1	CMOS	—	SPI data input 1.
RB2/AN10/CPS10/MDMIN/ TX ^(1,3) /CK ^(1,3) /RX ⁽¹⁾ /DT ⁽¹⁾ /	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
SDA2 ⁽²⁾ /SDI2 ⁽²⁾ /SDO1 ^(1,3)	AN10	AN	—	A/D Channel 10 input.
	CPS10	AN		Capacitive sensing input 10.
	MDMIN	_	CMOS	Modulator source input.
	TX		CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	RX	ST	—	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA2	I ² C™	OD	l ² C™ data input/output 2.
	SDI2	ST	—	SPI data input 2.
	SDO1	_	CMOS	SPI data output 1.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I²C[™] = Schmitt Trigger input with I²C

OD = Open Drain

HV = High Voltage XTAL = Crystal

levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register. 2: Functions are only available on the PIC16F/LF1827.

查询PIC16F1826供应商 TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description				
RB3/AN9/CPS9/MDOUT/ CCP1 ^(1,3) /P1A ^(1,3)	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.				
	AN9	AN	_	A/D Channel 9 input.				
	CPS9	AN	_	Capacitive sensing input 9.				
	MDOUT	_	CMOS	Modulator output.				
	CCP1	ST	CMOS	Capture/Compare/PWM1.				
	P1A	_	CMOS	PWM output.				
RB4/AN8/CPS8/SCL1/SCK1/ MDCIN2	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.				
	AN8	AN	_	A/D Channel 8 input.				
	CPS8	AN	_	Capacitive sensing input 8.				
	SCL1	l ² C™	OD	I ² C™ clock 1.				
	SCK1	ST	CMOS	SPI clock 1.				
	MDCIN2	ST	_	Modulator Carrier Input 2.				
RB5/AN7/CPS7/P1B/TX ⁽¹⁾ /CK ⁽¹⁾ / SCL2 ⁽²⁾ /SCK2 ⁽²⁾ /SS1 ^(1,3)	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.				
	AN7	AN	—	A/D Channel 7 input.				
	CPS7	AN	—	Capacitive sensing input 7.				
	P1B	_	CMOS	PWM output.				
	TX	_	CMOS	USART asynchronous transmit.				
	СК	ST	CMOS	USART synchronous clock.				
	SCL2	I ² C™	OD	I ² C [™] clock 2.				
	SCK2	ST	CMOS	SPI clock 2.				
	SS1	ST	_	Slave Select input 1.				
RB6/AN5/CPS5/T1CKI/T1OSI/ P1C ^(1,3) /CCP2 ^(1,2,3) /P2A ^(1,2,3) /	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.				
ICSPCLK	AN5	AN		A/D Channel 5 input.				
	CPS5	AN	_	Capacitive sensing input 5.				
	T1CKI	ST	_	Timer1 clock input.				
	T10S0	XTAL	XTAL	Timer1 oscillator connection.				
	P1C	_	CMOS	PWM output.				
	CCP2	ST	CMOS	Capture/Compare/PWM2.				
	P2A	_	CMOS	PWM output.				
	ICSPCLK	ST	—	Serial Programming Clock.				
RB7/AN6/CPS6/T1OSO/ P1D ^(1,3) /P2B ^(1,2,3) /MDCIN1/	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-chang Individually enabled pull-up.				
CSPDAT	AN6	AN	_	A/D Channel 6 input.				
	CPS6	AN		Capacitive sensing input 6.				
	T10S0	XTAL	XTAL	Timer1 oscillator connection.				
	P1D	—	CMOS	PWM output.				
	P2B		CMOS	PWM output.				
	MDCIN1	ST	—	Modulator Carrier Input 1.				
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.				

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Functions are only available on the PIC16F/LF1827.

查询PIC16F1826供应商

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description				
VDD	Vdd	Power	—	Positive supply.				
Vss	Vss	Power	_	Ground reference.				
Legend: AN = Analog input or output CMOS = CMOS compatible input or outputOD _ = Open Drain								

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Functions are only available on the PIC16F/LF1827.

查询PIC16F1826供应商 **2.0 ENHANCED MID-RANGE CPU**

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, indirect, and relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 8.5 "Automatic Context Saving"**, for more information.

2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4** "**Stack**" for more details.

2.3 File Select Registers


There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is 1 additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.4 "Stack**"for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0 "Instruction Set Summary"** for more details.

查询PIC16F1826供应商

FIGURE 2-1: CORE BLOCK DIAGRAM



查询PIC16F1826供应商 3.0 MEMORY ORGANIZATION

There are three types of memory in PIC16F/LF1826/27: Data Memory, Program Memory and Data EEPROM Memory⁽¹⁾.

- Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
 - Device Memory Maps
 - Special Function Registers Summary
- Data EEPROM memory⁽¹⁾

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control". The following features are associated with access and control of program memory and data memory:


- PCL and PCLATH
- Stack
- · Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16F/LF1826/27 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1 and 3-2).

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address
PIC16F/LF1826	2,048	07FFh
PIC16F/LF1827	4,096	0FFFh



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
brw	;Add Index in W to
	;program counter to
	;select data
retlw DATA0	;Index0 data
retlw DATA1	;Index1 data
retlw DATA2	
retlw DATA3	
my_function	
; LOTS OF CODE	
movlw DATA_INI	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

查询PIC16F1826供应商

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATA0	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	DATA3		
my_functi	on		
; LO	IS OF CODE		
MOVLW	LOW constan	nts	
MOVWF	FSR1L		
MOVLW	HIGH consta	ints	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
;THE PROG	RAM MEMORY IS	IN W	

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16F/LF1826/27. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 28.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
_		_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7				·	•		bit 0
Legend:							
R = Readable bit		W = Writable	hit	II = I Inimpler	mented hit read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-down bit
	1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order

bit of the source register.

查询PIC16F1826供应商

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2 "Linear Data Memory"** for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F/LF1826/27	0-7	Table 3-3
	8-15	Table 3-4
	16-23	Table 3-5
	24-31	Table 3-6
	31	Table 3-7

TABLE 3-3: BAN	ĮK0	IC16F	PIC16F/LF1826/27 MEMORY BANK1 B	MEN	MAP,	BANKS 0-7	S 0-7 BANK3		BANK4		BANK5		BANK6		BANK7
000h	INDFO	080h	INDF0	100h	INDFO	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDFO	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h		182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h		183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h		184h	FSROL	204h	FSR0L	284h	FSROL	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h		186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	ш	187h	FSR1H	207h		287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h		188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
4600	WREG	089h	WREG	109h		189h		209h		289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	РС	18Ah	PCLATH	20Ah		28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	—	30Ch	Ι	38Ch	Ι
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	-	30Dh	I	38Dh	I
00Eh	I	08Eh	I	10Eh		18Eh	I	20Eh		28Eh	I	30Eh	1	38Eh	
00Fh	1	08Fh	I	10Fh	1	18Fh	I	20Fh		28Fh	I	30Fh	1	38Fh	1
010h	I	4060	1	110h	I	190h	I	210h	1	290h	1	310h	I	390h	1
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L ⁽¹⁾	391h	I
012h	PIR2	092h	PIE2	112h		192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H ⁽¹⁾	392h	I
013h	PIR3 ⁽¹⁾	093h	PIE3 ⁽¹⁾	113h	CM2CON0	193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	CCP3CON ⁽¹⁾	393h	I
014h	PIR4 ⁽¹⁾	094h	PIE4 ⁽¹⁾	114h	CM2CON1	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	I	394h	IOCBP
015h	TMR0	095h	OPTION	115h		195h	EECON1	215h		295h	CCP1AS	315h	I	395h	IOCBN
016h	TMR1L	096h	PCON	116h		196h	EECON2	216h		296h	PSTR1CON	316h	1	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h		197h	1	217h		297h	1	317h	1	397h	I
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h		218h		298h	CCPR2L ⁽¹⁾	318h	CCPR4L ⁽¹⁾	398h	
019h	T1GCON	4660	OSCCON	119h	DACCON1	199h	RCREG	219h	SSP2BUF ⁽¹⁾	299h	CCPR2H ⁽¹⁾	319h	CCPR4H ⁽¹⁾	399h	Ι
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCONO	19Ah	TXREG	21Ah	SSP2ADD ⁽¹⁾	29Ah	CCP2CON ⁽¹⁾	31Ah	CCP4CON ⁽¹⁾	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	SSP2MASK ⁽¹⁾	29Bh	PWM2CON ⁽¹⁾	31Bh	I	39Bh	I
01Ch	T2CON	09Ch	ADRESH	11Ch		19Ch	SPBRGH	21Ch		29Ch	CCP2AS ⁽¹⁾	31Ch		39Ch	MDCON
01Dh	Ι	09Dh	ADCON0	11Dh	APFCON0	19Dh	RCSTA	21Dh	SSP2CON ⁽¹⁾	29Dh	PSTR2CON ⁽¹⁾	31Dh	-	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	APFCON1	19Eh	TXSTA	21Eh	SSP2CON2 ⁽¹⁾	29Eh	CCPTMRS ⁽¹⁾	31Eh	—	39Eh	MDCARL
01Fh	CPSCON1	09Fh	Ι	11Fh	Ι	19Fh	BAUDCON	21Fh	SS	29Fh	Ι	31Fh	Ι	39Fh	MDCARH
020h		0A0h		120h		1A0h		220h	General	2A0h		320h		3A0h	
			General		General		General		Register		nimelemented		nime emented		nimalomostod
	0.0000		Redister		Register		Register		48 Bytes ⁽¹⁾		unimpiementeu Read as '∩'		Unimplemented Read as '∩'		Unimpiementeu Read as '∩'
	Purpose		80 Bytes		80 Bytes		80 Bytes ⁽¹⁾		Unimplemented						
06Fh	Register	OEFh		16Fh		1EFh		26Fh	Read as '0'	2EFh		36Fh		3EFh	
4070	96 Bytes	0F0h		170h		1 FOh		270h		2F0h		370h		3F0h	
			Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
07Fh		OFFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	
Legend: Note 1:	Av	olemente. nlv on Pli	 = Unimplemented data memory locations, read as Available only on PIC16F/LF1827. 	cations	, read as '0'										

© 2010 Microchip Technology Inc.

DS41391C-page 25

PIC16F/LF1826/27

查询PIC16F1826供应商

TABL	TABLE 3-4: PI	C16F/	PIC16F/LF1826/27 MEMORY	MEMC	DRY MAP, BANKS 8-15	ANKS	8-15								
	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDFO	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSROL	484h	FSROL	504h	FSROL	584h	FSR0L	604h	FSROL	684h	FSROL	704h	FSROL	784h	FSROL
405h	FSR0H	485h	FSR0H	505h	HONST	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSROH
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	1	48Ch	Ι	50Ch	I	58Ch	I	60Ch	I	68Ch	Ι	70Ch	I	78Ch	1
40Dh	I	48Dh	I	50Dh	I	58Dh	I	60Dh	I	68Dh	I	70Dh	I	78Dh	1
40Eh	I	48Eh	I	50Eh	I	58Eh	I	60Eh	I	68Eh	I	70Eh	I	78Eh	1
40Fh	1	48Fh	I	50Fh	I	58Fh	I	60Fh	I	68Fh	I	70Fh	I	78Fh	1
410h	Ι	490h	I	510h	I	590h	I	610h	I	690h	I	710h	I	790h	1
411h	1	491h	Ι	511h	I	591h	I	611h	I	691h	I	711h	I	791h	I
412h	I	492h	I	512h	I	592h	I	612h	I	692h	I	712h	I	792h	I
413h	1	493h	I	513h	I	593h	1	613h	1	693h	1	713h	I	793h	1
414h	1	494h	I	514h	I	594h	I	614h	I	694h	I	714h	I	794h	I
415h	TMR4 ⁽¹⁾	495h	I	515h	-	595h	I	615h	I	695h	Ι	715h	I	795h	I
416h	PR4 ⁽¹⁾	496h	Ι	516h	Ι	596h	I	616h	Ι	696h	Ι	716h	Ι	796h	I
417h	T4CON ⁽¹⁾	497h	1	517h	1	597h	1	617h	1	697h	1	717h	1	797h	1
418h		498h	Ι	518h	1	598h	1	618h	I	698h	1	718h	I	798h	1
419h	1	499h	I	519h	1	599h	1	619h	I	699	1	719h	1	100 J	1
41Ah		49Ah	1	51Ah	I	59Ah		61Ah	1	69Ah	I	71Ah	1	79Ah	1
41Bh	1	49Bh	1	51Bh	I	59Bh	I	61Bh	1	69Bh	1	71Bh	1	79Bh	1
41Ch	TMR6 ⁽¹⁾	49Ch	I	51Ch	I	59Ch	I	61Ch	I	69Ch	I	71Ch	I	79Ch	I
41Dh		49Dh	I	51Dh	-	59Dh	I	61Dh	I	69Dh	I	71Dh	I	79Dh	I
41Eh	T6CON ⁽¹⁾	49Eh	I	51Eh	-	59Eh	I	61Eh	I	69Eh	I	71Eh	I	79Eh	I
41Fh	Ι	49Fh	Ι	51Fh	-	59Fh	I	61Fh	I	69Fh	I	71Fh	I	79Fh	I
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'		Unimplemented Read as ' ₀ '		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as 'o'		Unimplemented Read as '0'		Unimplemented Read as ' ₀ '		Unimplemented Read as 'o'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
Legend:		olemente	= Unimplemented data memory locations, read as	cations,	read as '0'										

DS41391C-page 26

Burkit Burkit<	IABL	TABLE 3-5: P	IC16F	PIC16F/LF1826/27 MEMORY	MEMC	MAP,	ANK	BANKS 16-23)								
INDET B010 INDET B010 </th <th></th> <th>BANK16</th> <th></th> <th>BANK17</th> <th></th> <th>BANK18</th> <th></th> <th>BANK19</th> <th></th> <th>BANK20</th> <th></th> <th>BANK21</th> <th></th> <th>BANK22</th> <th></th> <th>BANK23</th>		BANK16		BANK17		BANK18		BANK19		BANK20		BANK21		BANK22		BANK23
	800h	INDF0	880h	INDFO	900h	INDF0	980h	INDF0	A00h	INDFO	A80h	INDF0	BOOh	INDF0	B80h	INDF0
PFCL Stant FFCL Stant	801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
FINUL SIATUS SIATUS </td <td>802h</td> <td>PCL</td> <td>882h</td> <td>PCL</td> <td>902h</td> <td>PCL</td> <td>982h</td> <td>PCL</td> <td>A02h</td> <td>PCL</td> <td>A82h</td> <td>PCL</td> <td>B02h</td> <td>PCL</td> <td>B82h</td> <td>PCL</td>	802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
FSR0L 684h FSR0L 694h FSR0L 684h FSR0L 684h <t< td=""><td>803h</td><td>STATUS</td><td>883h</td><td>STATUS</td><td>903h</td><td>STATUS</td><td>983h</td><td>STATUS</td><td>A03h</td><td>STATUS</td><td>A83h</td><td>STATUS</td><td>B03h</td><td>STATUS</td><td>B83h</td><td>STATUS</td></t<>	803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
FSRUL 000h FSRUL 000h <t< td=""><td>804h</td><td>FSROL</td><td>884h</td><td>FSROL</td><td>904h</td><td>FSROL</td><td>984h</td><td>FSROL</td><td>A04h</td><td>FSROL</td><td>A84h</td><td>FSROL</td><td>B04h</td><td>FSROL</td><td>B84h</td><td>FSROL</td></t<>	804h	FSROL	884h	FSROL	904h	FSROL	984h	FSROL	A04h	FSROL	A84h	FSROL	B04h	FSROL	B84h	FSROL
FSRIL 90h FSRIL 90h <th< td=""><td>805h</td><td>FSR0H</td><td>885h</td><td>FSR0H</td><td>905h</td><td>FSR0H</td><td>985h</td><td>FSR0H</td><td>A05h</td><td>FSR0H</td><td>A85h</td><td>FSR0H</td><td>B05h</td><td>FSR0H</td><td>B85h</td><td>FSR0H</td></th<>	805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
FSR1H 807h FSR1H 907h PSR1H 907h <t< td=""><td>806h</td><td>FSR1L</td><td>886h</td><td>FSR1L</td><td>906h</td><td>FSR1L</td><td>986h</td><td>FSR1L</td><td>A06h</td><td>FSR1L</td><td>A86h</td><td>FSR1L</td><td>BOGh</td><td>FSR1L</td><td>B86h</td><td>FSR1L</td></t<>	806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	BOGh	FSR1L	B86h	FSR1L
BSR 889 DBSR 989 DCLATH 980 DCLATH <	807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
WREG 909h WREG 909h WREG 909h WREG 909h WREG 909h WREG 900h PCUATH	808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
FCLATH BAN PCLATH BAN <t< td=""><td>809h</td><td>WREG</td><td>889h</td><td>WREG</td><td>909h</td><td>WREG</td><td>989h</td><td>WREG</td><td>A09h</td><td>WREG</td><td>A89h</td><td>WREG</td><td>BO9h</td><td>WREG</td><td>B89h</td><td>WREG</td></t<>	809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	BO9h	WREG	B89h	WREG
	80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah		A8Ah	PCLATH	BOAh	PCLATH	B8Ah	PCLATH
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	BOBh	INTCON	B8Bh	INTCON
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	80Ch	I	88Ch	1	90Ch		98Ch	I	A0Ch	I	A8Ch	I	BOCh	I	B8Ch	I
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	80Dh	I	88Dh	I	90Dh	I	98Dh	I	A0Dh	I	A8Dh	I	BODh	I	B8Dh	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	80Eh	I	88Eh	I	90Eh	I	98Eh	I	AOEh	I	A8Eh	I	BOEh	I	B8Eh	I
m sp01 m s101 m	80Fh	Ι	88Fh	Ι	90Fh	I	98Fh	Ι	A0Fh	Ι	A8Fh	Ι	BOFh	Ι	B8Fh	Ι
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	810h	Ι	890h	Ι	910h	I	4066	I	A10h	Ι	A90h	Ι	B10h	Ι	B90h	Ι
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	811h		891h		911h		991h		A11h		A91h		B11h		B91h	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	812h		892h		912h	I	992h	I	A12h		A92h		B12h	Ι	B92h	
	313h		893h		913h		993h		A13h		A93h		B13h		B93h	
	814h	I	894h	Ι	914h	I	994h	I	A14h	Ι	A94h	Ι	B14h	I	B94h	I
	315h		895h		915h	I	995h		A15h		A95h		B15h	Ι	B95h	
	816h	I	896h	Ι	916h	I	996h	Ι	A16h	Ι	A96h	Ι	B16h	Ι	B96h	Ι
	817h	Ι	897h	Ι	917h	I	997h	I	A17h	Ι	A97h	Ι	B17h	Ι	B97h	Ι
	818h	I	898h	Ι	918h	I	998h	I	A18h	Ι	A98h	Ι	B18h	Ι	B98h	Ι
	819h	I	899h	I	919h	I	4666	I	A19h	I	A99h	I	B19h	I	B99h	I
	81Ah	I	89Ah	I	91Ah	I	99Ah	I	A1Ah	I	A9Ah	I	B1Ah	I	B9Ah	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	81Bh	I	89Bh	I	91Bh	I	99Bh	I	A1Bh	Ι	A9Bh	I	B1Bh	I	B9Bh	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	81Ch	Ι	89Ch	Ι	91Ch	I	99Ch	I	A1Ch	Ι	A9Ch	Ι	B1Ch	Ι	B9Ch	Ι
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	81Dh	I	89Dh	I	91Dh	I	99Dh	I	A1Dh	I	A9Dh	I	B1Dh	I	B9Dh	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	81Eh	I	89Eh	I	91Eh	I	99Eh	I	A1Eh	I	A9Eh	I	B1Eh	I	B9Eh	I
	81Fh	I	89Fh	I	91Fh	I	99Fh	I	A1Fh	1	A9Fh	I	B1Fh	I	B9Fh	I
Read as '0'	820h	Unimplemented		Unimplemented	920h	Unimplemented	9A0h	Unimplemented	A20h	Unimplemented	AA0h	Unimplemented	B20h	Unimplemented	BA0h	Unimplemented
Accesses BFDN Accesses BFDN Accesses Accesses Accesses BFDN BFFN BFN BFN BFN BFN BFN BFN	с Ч Ц С	Read as '0'		Read as 'o'	06 Eh	Read as 'o'	9 E E P	Read as 'o'	4 1 9 4	Read as '0'	► P	Read as '0'	РАГЬ	Read as '0'	н Н Н	Read as '0'
Accesses Accesses Accesses Accesses Accesses Accesses 70h - 7Fh 8FFh 97Fh 97Fh 97Fh 8FFh 8FFh 8FFh	870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	.
8FFh 97Fh 97Fh 8FFh B7Fh B7Fh B7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
	87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

DS41391C-page 27

Legend:

= Unimplemented data memory locations, read as '0'

PIC16F/LF1826/27

C001 INDF0 C801 INDF1 D011 INDF1 D011 INDF1 D011 INDF1 E011 INDF1 E011 INDF1 E011			INDF0 INDF1 PCL STATUS FSR0L FSR0L FSR0L FSR1L FSR1L <th>700h 701h 702h 702h</th> <th>INDF0 INDF1 PCL PCL FSR0L FSR0L FSR0L FSR0L FSR0L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR0</th> <th></th> <th>INDF0 INDF1 PCL STATUS FSR0L FSR0L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR0L F</th>	700h 701h 702h	INDF0 INDF1 PCL PCL FSR0L FSR0L FSR0L FSR0L FSR0L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR0		INDF0 INDF1 PCL STATUS FSR0L FSR0L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR1L FSR0L F
INDF1 G01h INDF1 D01h INDF1 D01h INDF1 D01h INDF1 E01h				73 33<			NDF1 PCL TATUS SSR0L SSR1L SSR1L BSR BSR BSR BSR CLATH
PCL DS1 PCL DD2 DD3 STATUS E03 FSR01 F				702h 702h 703h 704h 705h			PCL TATUS SR0L SR0H SR1L SR1H BSR MREG MREG CLATH TCON
STATUS C83h STATUS D03h FSR0L D03h FSR0L D03h FSR0L E04h ESR1L E04h ESR1L E04h ESR1L ES				703h 704h 705h			TATUS SR0L SR0H SR1L SR1H BSR MREG MREG CLATH UTCON
FSR0L C84h FSR0L D04h FSR0L D04h FSR0L ESR0H ES				704h 705h			SR0L SR0H SR1L SR1H BSR MREG MREG MREG CLATH UTCON
FSR0H C36h FSR0H D05h FSR1L D05h FSR1L D05h FSR1L D05h FSR1L E05h FSR1L E07h				705h 705h 705h 705h 707h			SR0H SR1L SR1L SR1H BSR WREG WREG CLATH UTCON
FSR1L C86h FSR1L D0h FSR1L D6h FSR1L E01h				706h 707h			SR1L SR1H BSR WREG WREG CLATH UTCON
FSR1H C87h FSR1H D07h E00h D07h D07h <td></td> <td></td> <td></td> <td>F 12h</td> <td></td> <td></td> <td>SR1H BSR WREG WREG CLATH UTCON I CON I CON</td>				F 12h			SR1H BSR WREG WREG CLATH UTCON I CON I CON
BSR C88h BSR D08h BSR D08h WREG D08h WR				F 2000 F			BBSR WREG CLATH UTCON
WREG DBM WREG DBM WREG DBM WREG DBM WREG DBM WREG FCLATH CBAh NUTCON DBM NUTCON <td></td> <td></td> <td></td> <td>F 11h</td> <td></td> <td></td> <td>WREG CLATH TCON </td>				F 11h			WREG CLATH TCON
				F 2000 F			CLATH TCON
				F 11h			71CON
- $(26Ch)$ $ D0Ch$ $ D8Ch$ $ E0Ch$ $ 28Dh$ $ D0Dh$ $ D8Dh$ $ E0Dh$ $ 29Dh$ $ D1Dh$ $ D9Dh$ $ E1Dh$ $ D1Dh$ $ D1Dh$ $ D9Dh$ $ E1Dh$ $ D9Dh$ $ D9Dh$ $ E1Dh$ $ D9Dh$ $ D9Dh$ $ E1Dh$ $ D9Dh$ $-$	E0C E0D	E8Ch E8Dh E8Dh E8Dh E8Dh E8Dh E8Dh E8Dh E9Dh E9Dh E9Dh E9Dh E9Dh E9Dh E9Dh E9Dh E9Dh E9Dh		F 2000 F			
	CO CO	E8Dh E8Fh E8Fh E8Fh E8Fh E90h E92h E93h		7 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			
C8Fh D0Fh D8Fh E0Fh C8Fh D0Fh D0Fh E0Fh C8Fh D10h D90h E0Fh C90h D11h D90h E10h C91h D11h D92h E11h C93h D13h D93h E12h C94h D13h D93h E13h C94h D14h D93h E13h C94h D14h D93h E13h C94h D14h D93h E13h C94h D14h D3		E85 E87 E87 E87 E90 E91 E92 E93 E94 E94		FOEH FOEH FOEH F11 F13 F13 F13 F13 F13 F13 F13 F13 F13			
	1 1	E8Fh E90h E91h E93h E95h E95h E95h E95h E95h		F0Fh F10h F12h F13h F13h		-8Fh -90h -91h -92h	
	100 100	E90h E91h E92h E93h E93h E93h E95h E95h E95h E95h E95h		F10h F11h F12h F13h		-90h -91h -92h	
		E91h E92h E93h E93h E94h E94h E95h E95h		F11h F12h F13h		=91h =92h	
		E92h E93h E94h E94h E95h E95h E95h E97h		F12h F13h		=92h	1
		E93h E94h E95h E96h E96h E97h		F13h			
		E94h E95h E96h E96h			L L	F93h	
C95h — D15h — D95h — E15h — C96h — D16h — D95h — E15h — C96h — D17h — D97h — E16h — C97h — D17h — D97h — E16h — C98h — D17h — D97h — E17h — C98h — D18h — D98h — E18h — C98h — D18h — D98h — E18h — C98h — D98h — D98h — E18h — C98h — D18h — D98h — E18h — C98h — D18h — E18h — — C98h — D98h — E18h — — C98h — D18h	- -	E95h E96h E97h		F14h	L L	F94h	I
C96h — D16h — D96h — E16h — C97h — D17h — D97h — E17h — C97h — D17h — D97h — E17h — C98h — D18h — D97h — E17h — C98h — D18h — D98h — E18h — C99h — D18h — D98h — E18h — C98h — D18h — E18h — — C98h — D18h — E18h — — C98h — D18h	E E E E E E E E E E E E E E E E E E E	E96h E97h		F15h	I	F95h	I
C97h D17h D97h E17h C98h D18h D98h E18h C98h D18h D98h E18h C99h D18h D98h E18h C98h D18h D98h E18h C98h D18h D98h E18h C92h D18h D98h E10h C92h D18h D99h E10h C92h D18h D99h E10h C94h D17h D99h E10h C94h D17h D30h	E17h E18h E19h	E97h	Ι	F16h	I	F96h	Ι
C98h — D18h — D98h — E18h — C99h — D18h — D98h — E18h — C99h — D19h — D99h — E19h — C99h — D19h — D99h — E19h — C98h — D18h — D99h — E19h — C98h — D18h — D99h — E18h — C98h — D18h — D99h — E18h — C98h — D18h — D99h — E18h — C98h — D19h — D99h — E18h — C98h — D18h — E18h — — C98h — D18h — E18h — — C98h — D18h			I	F17h	I	F97h	I
C99h — D19h — D99h — E19h — C93h — D13h — D99h — E19h — C93h — D13h — D99h — E19h — C93h — D13h — D99h — E13h — C93h — D18h — D99h — E13h — C93h — D16h — D99h — E13h — C92h — D16h — D99h — E14h — C92h — D16h — D99h — E14h — C92h — D16h — D96h — E14h — C92h — D16h — D96h — E14h — C30h — D30h — E14h — —	— E19h —	E98h	Ι	F18h	I	F98h	Ι
C9ah — D1ah — D9ah — E1ah — C9ah — D1ah — D9ah — E1ah — C9ah — D1ah — D9ah — E1ah — C9ah — D1ah — D9bh — E1ah — C9bh — D1bh — D9bh — E1ah — C9bh — D1bh — D9bh — E1bh — C3bh — D1bh — D9bh — E1bh — C3bh — D1bh — D1bh — [1bh] — C3bh		E99h	Ι	F19h	I	F99h	I
C9Bh - D1Bh - E1Bh - C9Ch - D1Bh - D9Bh - E1Bh - C9Ch - D1Ch - D9Ch - E1Ch - C9Ch - D1Ch - D9Ch - E1Ch - C9Dh - D1Dh - D9Dh - E1Ch - C9Dh - D1Dh - D9Dh - E1Ch - C9Eh - D1Eh - D9Eh - E1Eh - - C9Eh - D1Fh - D9Eh - E1Eh - - C3Dh - D3Ch - D3Ch -<	— E1Ah —	E9Ah	I	F1Ah	L	F9Ah	Ι
C9Ch D1Ch D9Ch E1Ch D C9Dh - D1Dh - E1Ch - E1Ch - C9Dh - D1Dh - D9Dh - E1Ch - - C9Dh - D1Dh - D9Dh - E1Dh - <td< td=""><td>— E1Bh —</td><td>E9Bh</td><td>I</td><td>F1Bh</td><td>L</td><td>F9Bh</td><td>Ι</td></td<>	— E1Bh —	E9Bh	I	F1Bh	L	F9Bh	Ι
C9Dh - D1Dh - E1Dh - - E1Dh - - E1Dh - - - - - - - - - - -		E9Ch		F1Ch	L L	F9Ch	I
C9Eh — D1Eh — D9Eh — E1Eh — · C9Fh — D1Fh — D9Fh — E1Fh — · C9Fh — D1Fh — D9Fh — E1Fh — · C9Fh — D1Fh — D9Fh — E1Fh — · C40h — D20h — D40h _ E20h _	— E1Dh —	E9Dh		F1Dh	L	F9Dh	I
· C9Fh - D1Fh - D9Fh - E1Fh - CA0h D20h D20h D20h C40h E20h - <t< td=""><td>E1Eh</td><td>E9Eh</td><td> </td><td>F1Eh</td><td>ш </td><td>F9Eh</td><td>I</td></t<>	E1Eh	E9Eh		F1Eh	ш 	F9Eh	I
	E1Fh	E9Fh	Ι	F1Fh	-	F9Fh	I
	E20h	EA0h		F20h	L	FA0h	
Unimplemented Unimplem		nted '0'	Unimplemented Read as '0'		Unimplemented Read as '0'	See Ta more	See Table 3-7 for more information
D6Fh DEFh E0Fh	E6Fh	EEFh		F6Fh	L	FEFh	
CF0h D70h DF0h E70h E70h E70h Accesses	E70h		Accesses	F70h	Accesses	FF0h Ac	Accesses
70h - 7Fh 70h - 7Fh 70h - 7Fh 70h - 7Fh EFFh E				F7Fh		FFFh 70	h – 7Fh

DS41391C-page 28

查询PIC16F1826供应商 TABLE 3-7: PIC16F/LF1826/27 MEMORY MAP, BANK 31

		Bank 31	
	FA0h		
		Unimplemented Read as '0'	
	FE3h		
	FE4h	STATUS_SHAD	
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	—	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented da read as '0'.	ta memory locations,

3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	30
	1	31
	2	32
	3	33
	4	34
PIC16F/LF1826/27	5	35
	6	36
	7	37
	8	38
	9-30	39
	31	40

查询PIC16F1826供应商

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0											
000h ⁽²⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		****	****
001h ⁽²⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
002h ⁽²⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
003h ⁽²⁾	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
005h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
008h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
009h ⁽²⁾	WREG	Working Reg	ster		•	•	•	•	•	0000 0000	uuuu uuuu
00Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	XXXX XXXX
00Dh	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	XXXX XXXX
00Eh	—	Unimplement	ed							_	_
00Fh	—	Unimplement	ed							_	
010h	—	Unimplement	ed		_	_					
011h	PIR1	TMR1GIF									
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	0000 00	0000 00
013h	PIR3 ⁽¹⁾	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	00 0-0-	00 0-0-
014h	PIR4 ⁽¹⁾		_	-	_	_	_	BCL2IF	SSP2IF	00	00
015h	TMR0	Timer0 Modu	le Register							XXXX XXXX	սսսս սսսս
016h	TMR1L	Holding Regi	ster for the Lea	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			XXXX XXXX	սսսս սսսս
017h	TMR1H	Holding Regi	ster for the Mo	st Significant I	Byte of the 16	-bit TMR1 Re	gister			XXXX XXXX	սսսս սսսս
018h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register							0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	-							1111 1111	1111 1111
01Ch	T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
01Dh	—	Unimplement	ed					•		_	—
01Eh	CPSCON0	CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	0 0000	0 0000
	CPSCON1					CPSCH3	CPSCH2	CPSCH1	CPSCH0	0000	0000

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) Value on all Value on: Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 other POR, BOR Resets Bank 1 080h⁽²⁾ INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory XXXX XXXX XXXX XXXX (not a physical register) 081h⁽²⁾ INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory xxxx xxxx XXXX XXXX (not a physical register) 082h⁽²⁾ PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000 083h⁽²⁾ TO PD STATUS Ζ DC С ---1 1000 --q quuu 084h⁽²⁾ FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu 085h⁽²⁾ FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 086h⁽²⁾ FSR1L Indirect Data Memory Address 1 Low Pointer 0000 uuuu นนนบ 087h⁽²⁾ FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 088h⁽²⁾ BSR2 BSR1 BSR0 BSR BSR4 BSR3 ---0 0000 ---0 0000 089h⁽²⁾ WREG Working Register 0000 0000 uuuu uuuu 08Ah⁽²⁾ PCLATH Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000 08Bh⁽²⁾ INTCON TMR0IF INTF IOCIF GIE PEIE TMR0IE INTE IOCIE 0000 000x 0000 000u 08Ch TRISA TRISA7 TRISA6 TRISA0 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 1111 1111 1111 1111 TRISB 08Dh TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 1111 1111 08Eh Unimplemented 08Fh Unimplemented 090h Unimplemented 091h PIE1 TMR1GIE ADIF RCIE TXIE SSP1IE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000 092h PIE2 OSFIE C2IE C1IE EEIE BCL1IE CCP2IE⁽¹⁾ 0000 0--0 0000 0--0 PIE3(1) CCP4IE CCP3IE TMR6IE 093h TMR4IE _ --00 0-0---00 0-0-094h PIE4⁽¹⁾ BCL2IE _ ____ SSP2IE ____ --00 --00 095h TMR0SE OPTION_REG WPUEN INTEDG TMR0CS PSA PS2 PS1 PS0 1111 1111 1111 1111 096h PCON STKOVF STKUNF RMCLR RI POR BOR 11qq 00-qq-qquu 097h WDTCON WDTPS4 WDTPS3 WDTPS2 WDTPS1 WDTPS0 SWDTEN _ _ --01 0110 -01 0110 098h OSCTUNE ____ TUN5 TUN4 TUN3 TUN2 TUN1 TUN0 --00 0000 0000 -00 099h OSCCON SPLLEN IRCF3 IRCF2 IRCF1 IRCF0 SCS1 SCS0 0011 1-00 0011 1-00 OSCSTAT HFIOFS 09Ah T10SCR PLLR OSTS **HFIOFR** HFIOFL MFIOFR LFIOFR 10q0 0q00 dddd ddod 09Bh ADRESL A/D Result Register Low uuuu XXXX XXXX uuuu 09Ch A/D Result Register High ADRESH xxxx XXXX uuuu นนนบ 09Dh ADCON0 CHS4 CHS3 CHS2 CHS1 CHS0 GO/DONE ADON -000 0000 -000 0000 ADPREF1 ADPREF0 09Fh ADCON1 ADFM ADCS2 ADCS1 ADCS0 ADNREF 0000 -000 0000 -000 09Fh Unimplemented

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 2											
100h ⁽²⁾	INDF0	Addressing th (not a physic	nis location use al register)	es contents of	FSR0H/FSR0	L to address	data memory	1		****	XXXX XXXX
101h ⁽²⁾	INDF1	Addressing th (not a physical	nis location use al register)	es contents of	FSR1H/FSR1	L to address	data memory	1		****	XXXX XXXX
102h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
103h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
105h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
106h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
107h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
108h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
109h ⁽²⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
10Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
10Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
10Ch	LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	xx-x xxxx	uu-u uuuu
10Dh	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXXX	uuuu uuuu
10Eh	_	Unimplement	ed							_	_
10Fh	_	Unimplement	ed							_	_
110h	_	Unimplement		_	_						
111h	CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1	C1NCH0	000000	000000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NCH1	C2NCH0	000000	000000
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	0qrr 0000	0qrr 0000
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	000- 00-0	000- 00-0
119h	DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000
11Ah	SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimplement	ed							_	_
11Dh	APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	0000 0000	0000 0000
11Eh	APFCON1	_	_	_	_	_	_	—	TXCKSEL	0	0
11Fh	-	Unimplement	ed					1		-	

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) Value on all Value on: Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 other POR, BOR Resets Bank 3 180h⁽²⁾ INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory XXXX XXXX XXXX XXXX (not a physical register) 181h⁽²⁾ INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory xxxx xxxx XXXX XXXX (not a physical register) 182h⁽²⁾ PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000 183h⁽²⁾ TO PD STATUS Ζ DC С ---1 1000 --q quuu 184h⁽²⁾ FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu 185h⁽²⁾ FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 186h⁽²⁾ FSR1L Indirect Data Memory Address 1 Low Pointer 0000 นนนา uuuu 187h⁽²⁾ FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 188h⁽²⁾ BSR2 BSR1 BSR0 BSR BSR4 BSR3 ---0 0000 ---0 0000 189h⁽²⁾ WREG Working Register 0000 0000 uuuu uuuu 18Ah⁽²⁾ PCLATH Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000 18Bh⁽²⁾ INTCON TMR0IF INTF IOCIF GIE PEIE TMR0IE INTE IOCIE 0000 000x 0000 000u 18Ch ANSA0 ANSELA ANSA4 ANSA3 ANSA2 ANSA1 --1 1111 1111 --1 18Dh ANSELB ANSB7 ANSB6 ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 1111 111-1111 111-18Eh Unimplemented 18Fh Unimplemented 190h Unimplemented 191h EEADRL EEPROM / Program Memory Address Register Low Byte 0000 0000 0000 0000 192h EEADRH EEPROM / Program Memory Address Register High Byte -000 0000 -000 0000 EEDATL 193h EEPROM / Program Memory Read Data Register Low Byte XXXX XXXX uuuu uuuu EEDATH EEPROM / Program Memory Read Data Register High Byte --xx 194h XXXX -uu uuuu 105h EECON1 EEPGD CFGS LWLO FREE WRERR WREN WR RD 0000 x000 0000 q000 196h EECON2 EEPROM control register 2 0000 0000 0000 0000 197h Unimplemented 198h Unimplemented RCREG 199h **USART Receive Data Register** 0000 0000 0000 0000 19Ah TXREG USART Transmit Data Register 0000 0000 0000 0000 19Bh SPBRGL Baud Rate Generator Data Register Low 0000 0000 0000 19Ch SPBRGH Baud Rate Generator Data Register High 0000 0000 19Dh RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x 0000 000x TXEN 19Fh SENDB BRGH TRMT TXSTA CSRC TX9 SYNC TX9D 0000 0010 0000 0010 19Fh BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 01-0 0-00 01-0 0-00

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 4											
200h ⁽²⁾	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
201h ⁽²⁾	INDF1	Addressing th (not a physic		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
202h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	lyte					0000 0000	0000 0000
203h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	นนนน นนนน
205h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
206h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	นนนน นนนน
207h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
209h ⁽²⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
20Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
20Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	WPUA	_	_	WPUA5	_	_	_	_	_	1	1
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	—	Unimplement	ed							_	_
20Fh	_	Unimplement	ed							_	_
210h	_	Unimplemented								_	_
211h	SSP1BUF	Unimplemented Synchronous Serial Port Receive Buffer/Transmit Register								XXXX XXXX	uuuu uuuu
212h	SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
213h	SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	_	Unimplement	ed					1		_	_
219h	SSP2BUF ⁽¹⁾			eceive Buffer/T	ransmit Regis	ter				XXXX XXXX	uuuu uuuu
21Ah	SSP2ADD ⁽¹⁾	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
21Bh	SSP2MSK ⁽¹⁾	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
21Ch	SSP2STAT ⁽¹⁾	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	0000 0000
21Dh	SSP2CON1 ⁽¹⁾	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
21Eh	SSP2CON2 ⁽¹⁾	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
	SSP2CON3 ⁽¹⁾			-					-		

 ${\bf x}$ = unknown, ${\bf u}$ = unchanged, ${\bf q}$ = value depends on condition, - = unimplemented, ${\bf r}$ = reserved. Shaded locations are unimplemented, read as '0'. Legend:

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) Value on all Value on: Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 other POR, BOR Resets Bank 5 280h⁽²⁾ INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory XXXX XXXX XXXX XXXX (not a physical register) 281h⁽²⁾ INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory XXXX XXXX XXXX XXXX (not a physical register) 282h⁽²⁾ PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000 283h⁽²⁾ TO PD STATUS Ζ DC С --q quuu ---1 1000 284h⁽²⁾ FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu 285h⁽²⁾ FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 286h⁽²⁾ FSR1L Indirect Data Memory Address 1 Low Pointer 0000 uuuu uuuu 287h⁽²⁾ FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 288h⁽²⁾ BSR2 BSR1 BSR0 BSR BSR4 BSR3 ---0 0000 ---0 0000 289h⁽²⁾ WREG Working Register 0000 0000 uuuu uuuu 28Ah⁽²⁾ PCLATH Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000 28Bh⁽²⁾ INTCON TMR0IF INTF IOCIF GIE PFIF TMR0IE INTE IOCIE 0000 000x 0000 000u 28Ch Unimplemented 28Dh Unimplemented 28Eh Unimplemented 28Fh Unimplemented 290h Unimplemented 291h CCPR1L Capture/Compare/PWM Register 1 (LSB) սսսս սսսս XXXX XXXX 292h CCPR1H Capture/Compare/PWM Register 1 (MSB) XXXX XXXX uuuu uuuu P1M1 CCP1M3 CCP1M2 CCP1M1 CCP1M0 CCP1CON P1M0 DC1B1 DC1B0 293h 0000 0000 0000 0000 PWM1CON P1RSEN P1DC6 P1DC5 P1DC4 P1DC2 P1DC1 P1DC0 294h P1DC3 0000 0000 0000 0000 295h CCP1AS2 CCP1AS CCP1ASE CCP1AS1 CCP1AS0 PSS1AC1 PSS1AC0 PSS1BD1 PSS1BD0 0000 0000 0000 0000 296h PSTR1CON STR1SYNC STR1D STR1C STR1B STR1A --0 0001 0001 --0 297h Unimplemented CCPR2L⁽¹⁾ 298h Capture/Compare/PWM Register 2 (LSB) XXXX XXXX uuuu uuuu CCPR2H⁽¹⁾ 299h Capture/Compare/PWM Register 2 (MSB) XXXX XXXX uuuu uuuu 29Ah CCP2CON⁽¹⁾ P2M1 P2M0 DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0 0000 0000 0000 0000 29Bh PWM2CON⁽¹⁾ P2RSEN P2DC6 P2DC5 P2DC4 P2DC3 P2DC2 P2DC1 P2DC0 0000 0000 0000 CCP2AS⁽¹⁾ CCP2ASE CCP2AS2 CCP2AS1 PSS2AC0 29Ch CCP2AS0 PSS2AC1 PSS2BD1 PSS2BD0 0000 0000 0000 29Dh PSTR2CON⁽¹⁾ STR2SYNC STR2D STR2C STR2B STR2A --0 0001 -0 0001 CCPTMRS(1) C1TSEL0 C4TSEL1 C1TSEL1 29Fh C4TSEL0 C3TSEL1 C3TSEL0 C2TSEL1 C2TSEL0 0000 0000 0000 0000 29Fh Unimplemented

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

F0 F1 TUS R0L R0H R1L R1H R EG LATH CON	(not a physica Addressing th (not a physica Program Cou — Indirect Data Indirect Data Indirect Data Indirect Data Unimect Data — Working Regi GIE Unimplement	his location use al register) Inter (PC) Leas Memory Addre Memory Addre	es contents of st Significant E — ess 0 Low Poin ess 0 High Poi ess 1 Low Poin	FSR1H/FSR1 Byte TO nter inter inter inter BSR4	IL to address	data memory Z BSR2		C BSR0	xxxx xxxx xxxx xxxx 0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000 0000 0000 000 0000	xxxx xxxx xxxx xxxx 0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu -000 0000	
F1 TUS R0L R0H R1L R1H R1H R EG _ATH	(not a physica Addressing th (not a physica Program Cou — Indirect Data Indirect Data Indirect Data Indirect Data Unimect Data — Working Regi GIE Unimplement	al register) his location use al register) Inter (PC) Leas Memory Addre Memory Addre Memory Addre Memory Addre Memory Addre Write Buffer for PEIE red	es contents of st Significant E ess 0 Low Poir ess 0 High Poi ess 1 Low Poir ess 1 High Poi ess 1 High Poi or the upper 7	FSR1H/FSR1 Byte TO nter inter inter BSR4 bits of the Pre	IL to address PD BSR3 ogram Counte	data memory Z BSR2	DC BSR1	BSR0	xxxx xxxx 0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000	xxxx xxxx 0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
- TUS ROL ROH R1L R1H R EG LATH	(not a physica Program Cou — Indirect Data Indirect Data Indirect Data Indirect Data Unimect Data — Working Regi GIE Unimplement	al register) Inter (PC) Leas Memory Addre Memory Addre Memory Addre Memory Addre Memory Addre Memory Addre Write Buffer for PEIE ed	st Significant E ess 0 Low Poir ess 0 High Poir ess 1 Low Poir ess 1 High Poir or the upper 7	Byte TO nter inter inter BSR4 bits of the Pro	BSR3	Z BSR2	DC BSR1	BSR0	0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0 0000 0000 0000	0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
TUS ROL ROH R1L R1H R EG LATH	Indirect Data Indirect Data Indirect Data Indirect Data Unimplement	Memory Addre Memory Addre Memory Addre Memory Addre Memory Addre ister Write Buffer for PEIE ed	ess 0 Low Poin ess 0 High Poi ess 1 Low Poin ess 1 High Poi ess 1 High Poi or the upper 7	TO nter inter inter BSR4 bits of the Pre	BSR3	BSR2	BSR1	BSR0	1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000 0000 0000	q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
ROL ROH R1L R1H R EG LATH	Indirect Data Indirect Data Indirect Data — Working Regi GIE Unimplement	Memory Addre Memory Addre Memory Addre ister Write Buffer fo PEIE ed	ess 0 High Poi ess 1 Low Poir ess 1 High Poi — or the upper 7	inter inter inter BSR4 bits of the Pre	BSR3	BSR2	BSR1	BSR0	0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000 0000 0000	uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
ROH R1L R1H R EG _ATH	Indirect Data Indirect Data Indirect Data — Working Regi GIE Unimplement	Memory Addre Memory Addre Memory Addre ister Write Buffer fo PEIE ed	ess 0 High Poi ess 1 Low Poir ess 1 High Poi — or the upper 7	inter nter BSR4 bits of the Pro	ogram Counte		I	I	0000 0000 0000 0000 0000 0000 0 0000 0000 0000	0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
R1L R1H R EG _ATH	Indirect Data Indirect Data — Working Regi — GIE Unimplement	Memory Addre Memory Addre ister Write Buffer fo PEIE ed	ess 1 Low Poin ess 1 High Poi — or the upper 7	nter inter BSR4 bits of the Pro	ogram Counte		I	I	0000 0000 0000 0000 0 0000 0000 0000	uuuu uuuu 0000 0000 0 0000 uuuu uuuu	
R1H R EG _ATH	Indirect Data — Working Regi — GIE Unimplement	Memory Addre	ess 1 High Poi — or the upper 7	inter BSR4 bits of the Pro	ogram Counte		I	I	0000 0000 0 0000 0000 0000	0000 0000 0 0000 uuuu uuuu	
R EG _ATH	— Working Regi — GIE Unimplement		or the upper 7	BSR4	ogram Counte		I	I	0 0000 0000 0000	0 0000 uuuu uuuu	
EG _ATH	GIE Unimplement	Write Buffer fo PEIE red		bits of the Pro	ogram Counte		I	I	0000 0000	uuuu uuuu	
_ATH	GIE Unimplement	Write Buffer fo PEIE red		1		1	INTE	10015			
	Unimplement	PEIE		1		1	INTE	10015	-000 0000	-000 0000	
CON	Unimplement	ed	TMR0IE	INTE	IOCIE	TMR0IF	INTE	10015			
								IOCIF	0000 000x	0000 000u	
	Unimplement	od		Unimplemented							
	Unimplemented								_	_	
	Unimplement	ed							_	_	
	Unimplement	ed							_	_	
	Unimplement	ed							_	_	
PR3L ⁽¹⁾	Capture/Com	pare/PWM Re	egister 3 (LSB)						XXXX XXXX	uuuu uuuu	
PR3H ⁽¹⁾	Capture/Compare/PWM Register 3 (MSB)								XXXX XXXX	uuuu uuuu	
P3CON ⁽¹⁾	_	_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000	
	Unimplemented								_	_	
	Unimplemented								_	_	
	Unimplemented								_	_	
	Unimplemented								_	_	
PR4L ⁽¹⁾	Capture/Compare/PWM Register 4 (LSB)								XXXX XXXX	սսսս սսսս	
PR4H ⁽¹⁾	Capture/Compare/PWM Register 4 (MSB)								XXXX XXXX	uuuu uuuu	
P4CON ⁽¹⁾		_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	00 0000	
	Unimplement	ed							_	_	
									_	_	
									_	_	
	•								_	_	
	· ·								_	_	
PF	R4H ⁽¹⁾	Unimplement Unimplement R4L ⁽¹⁾ Capture/Com R4H ⁽¹⁾ Capture/Com 4CON ⁽¹⁾ — Unimplement Unimplement Unimplement Unimplement	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Re R4H ⁽¹⁾ Capture/Compare/PWM Re	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB 4CON ⁽¹⁾ — DC4B1 Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB) 4CON ⁽¹⁾ — — DC4B1 DC4B0 Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB) 4CON ⁽¹⁾ — — DC4B1 DC4B0 CCP4M3 Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB) 4CON ⁽¹⁾ — — DC4B1 DC4B0 CCP4M3 CCP4M2 Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB) 4CON ⁽¹⁾ DC4B1 DC4B0 CCP4M3 CCP4M2 CCP4M1 Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented Unimplemented R4L ⁽¹⁾ Capture/Compare/PWM Register 4 (LSB) R4H ⁽¹⁾ Capture/Compare/PWM Register 4 (MSB) 4CON ⁽¹⁾ — DC4B1 DC4B0 CCP4M3 CCP4M2 CCP4M1 CCP4M0 Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented	Unimplemented	

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) Value on all Value on: Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 other POR, BOR Resets Bank 7 380h⁽²⁾ INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory XXXX XXXX XXXX XXXX (not a physical register) 381h⁽²⁾ INDF1 Addressing this location uses contents of FSR1H/FSR1L to address data memory xxxx xxxx XXXX XXXX (not a physical register) 382h⁽²⁾ PCL Program Counter (PC) Least Significant Byte 0000 0000 0000 0000 383h⁽²⁾ TO PD STATUS Ζ DC С ---1 1000 --q quuu 384h⁽²⁾ FSR0L Indirect Data Memory Address 0 Low Pointer 0000 0000 uuuu uuuu 385h⁽²⁾ FSR0H Indirect Data Memory Address 0 High Pointer 0000 0000 0000 386h⁽²⁾ FSR1L Indirect Data Memory Address 1 Low Pointer 0000 นนนา uuuu 387h⁽²⁾ FSR1H Indirect Data Memory Address 1 High Pointer 0000 0000 0000 0000 388h⁽²⁾ BSR BSR2 BSR1 BSR0 BSR4 BSR3 ---0 0000 ---0 0000 389h⁽²⁾ WREG Working Register 0000 0000 uuuu uuuu 38Ah⁽²⁾ PCLATH Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0000 38Bh⁽²⁾ INTCON TMR0IF INTF IOCIF GIE PFIF TMR0IE INTE IOCIE 0000 000x 0000 000u 38Ch Unimplemented 38Dh Unimplemented 38Eh Unimplemented 38Fh Unimplemented 390h Unimplemented _ 391h Unimplemented 392h Unimplemented Unimplemented 393h IOCBP6 394h IOCBP IOCBP7 IOCBP5 IOCBP4 IOCBP3 IOCBP2 IOCBP1 IOCBP0 0000 0000 0000 0000 395h IOCBN IOCBN7 IOCBN6 IOCBN5 IOCBN4 **IOCBN3** IOCBN2 IOCBN1 IOCBN0 0000 0000 0000 396h IOCBF IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF0 0000 0000 0000 0000 397h Unimplemented 398h Unimplemented 399h Unimplemented 39Ah CLKRCON CLKREN CLKROE CLKRSLR CLKRDC1 CLKRDC0 CLKRDIV2 CLKRDIV1 **CLKRDIV0** 0011 0000 0011 0000 39Bh Unimplemented 39Ch MDCON MDEN MDOPOL MDOE MDSLR MDBIT 0010 ---0 0010 ---0 39Dh MDSRC MDMSODIS MDMS3 MDMS2 MDMS1 MDMS0 XXXX uuuu MDCL1 MDCARL MDCLODIS MDCLPOL MDCI 2 MDCI 0 39Fh MDCLSYNC MDCL3 xxx-XXXX uuuuuuu 39Fh MDCARH MDCHODIS MDCHPOL MDCHSYNC ____ MDCH3 MDCH2 MDCH1 MDCH0 xxx-XXXX uuuuuuu

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 8											
400h ⁽²⁾	INDF0	Addressing the (not a physic	nis location use al register)	es contents of	FSR0H/FSR0	L to address	data memory	y		XXXX XXXX	****
401h ⁽²⁾	INDF1	Addressing the (not a physic	nis location use al register)	es contents of	FSR1H/FSR1	L to address	data memory	y		XXXX XXXX	****
402h ⁽²⁾	PCL	Program Cou	inter (PC) Leas	st Significant B	yte					0000 0000	0000 0000
403h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽²⁾	FSR0L	Indirect Data	Memory Addre	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
405h ⁽²⁾	FSR0H	Indirect Data	Memory Addre	ess 0 High Poi	nter					0000 0000	0000 0000
406h ⁽²⁾	FSR1L	Indirect Data	Memory Addre	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
407h ⁽²⁾	FSR1H	Indirect Data	Memory Addre	ess 1 High Poi	nter					0000 0000	0000 0000
408h ⁽²⁾	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
409h ⁽²⁾	WREG	Working Reg	ister			•				0000 0000	uuuu uuuu
40Ah ⁽²⁾	PCLATH	—	Write Buffer for	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
40Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 0000
40Ch	—	Unimplement	Unimplemented						_	_	
40Dh	—	Unimplement	Unimplemented						_	_	
40Eh	—	Unimplement	Unimplemented						_	_	
40Fh	—	Unimplement	Unimplemented						_	_	
410h	—	Unimplement	ted							_	_
411h	—	Unimplement	ted							_	_
412h	—	Unimplement	ted							_	_
413h	—	Unimplement	ted							_	_
414h	—	Unimplement	ted							_	_
415h	TMR4 ⁽¹⁾	Timer4 Modu	le Register							0000 0000	0000 0000
416h	PR4 ⁽¹⁾	Timer4 Perio	d Register							1111 1111	1111 1111
417h	T4CON ⁽¹⁾	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0	-000 0000	-000 0000
418h	—	Unimplement	ted							_	—
419h	_	Unimplement	ted							_	_
41Ah	_	Unimplement	ted							_	_
41Bh	_	Unimplement	ted							_	_
41Ch	TMR6 ⁽¹⁾	Timer6 Modu	le Register							0000 0000	0000 0000
41Dh	PR6 ⁽¹⁾	Timer6 Perio								1111 1111	1111 1111
41Eh	T6CON ⁽¹⁾	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000	-000 0000
41Fh	1	Unimplement	had							1	1

unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legena: х

 Note
 1:
 PIC16F/LF1827 only.

 2:
 These registers can be addressed from any bank.

查询PIC16F1826供应商

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Banks 9	-30										
x00h/ x80h ⁽²⁾	INDF0	Addressing th (not a physica		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	xxxx xxxx
x00h/ x81h ⁽²⁾	INDF1	Addressing th (not a physica		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	xxxx xxxx
x02h/ x82h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Syte					0000 0000	0000 0000
x03h/ x83h ⁽²⁾	STATUS	_	—	—	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
x05h/ x85h ⁽²⁾	FSR0H	Indirect Data	Indirect Data Memory Address 0 High Pointer						0000 0000	0000 0000	
x06h/ x86h ⁽²⁾	FSR1L	Indirect Data	Indirect Data Memory Address 1 Low Pointer						0000 0000	uuuu uuuu	
x07h/ x87h ⁽²⁾	FSR1H	Indirect Data	Indirect Data Memory Address 1 High Pointer						0000 0000	0000 0000	
x08h/ x88h ⁽²⁾	BSR	-	—	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
x09h/ x89h ⁽²⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
x0Ah/ x8Ah ⁽²⁾	PCLATH	-	Write Buffer for the upper 7 bits of the Program Counter					-000 0000	-000 0000		
x0Bh/ x8Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0003	: 0000 000u
x0Ch/ x8Ch x1Fh/	_	Unimplemented					—	—			
x1Fn/ x9Fh											

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 31											
F80h ⁽²⁾	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0)L to address	data memory	/		XXXX XXXX	XXXX XXXX
F81h ⁽²⁾	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	/		**** ****	XXXX XXXX
F82h ⁽²⁾	PCL	Program Cou	inter (PC) Lea	st Significant I	Byte					0000 0000	0000 0000
F83h ⁽²⁾	STATUS	_		—	TO	PD	Z	DC	С	1 1000	q quuu
F84h ⁽²⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
F85h ⁽²⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
F86h ⁽²⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	นนนน นนนเ
F87h ⁽²⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
F88h ⁽²⁾	BSR	_	—	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
F89h ⁽²⁾	WREG	Working Reg	ister							0000 0000	սսսս սսսս
F8Ah ⁽²⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
F8Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 0000
F8Ch	—	Unimplement	Unimplemented					-	—		
FE3h											
FE4h	STATUS_ SHAD	—	_	_	-	_	Z	DC	С	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	ister Shadow					1	1	0000 0000	uuuu uuuu
FE6h	BSR_ SHAD	-	—	—	Bank Select	Register Shad	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	-	Program Cou	inter Latch Hig	gh Register Sh	adow				-xxx xxxx	սսսս սսսս
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					****	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					****	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Indirect Data Memory Address 1 Low Pointer Shadow						****	սսսս սսսս	
FEBh	FSR1H_ SHAD	Indirect Data	Memory Addr	ess 1 High Po	inter Shadow					****	սսսս սսսս
FECh	—	Unimplement	ed							_	—
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXXX	սսսս սսսւ
FEFh	TOSH	_	Top-of-Stack	llich huto						-xxx xxxx	-uuu uuuu

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:


Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

查询PIC16F1826供应商 3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

查询PIC16F1826供应商

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-5 through 3-8). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit = 0 (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.


Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.

Reference Figure 3-5 through Figure 3-8 for examples of accessing the stack.

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL	0x0F		STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
	0x0E		
	0x0D		
	0x0C		
	0x0B		
	0x0A		-
	0x09		Initial Stack Configuration:
	0x08		After Reset, the stack is empty. The
	0x07		empty stack is initialized so the Stack Pointer is pointing at 0x1F. If the Stack
	0x06		Overflow/Underflow Reset is enabled, the
	0x05		TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
	0x04		disabled, the TOSH/TOSL registers will
	0x03		return the contents of stack address 0x0F.
	0x02		-
	0x01		
	0x00		
TOSH:TOSL] 0x1F	0x0000	STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)
	- 7		\lor



查询PIC16F1826供应商

FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4

0x0F	Return Address	
0x0E	Return Address	
0x0D	Return Address	
0x0C	Return Address	
0x0B	Return Address	
0x0A	Return Address	When the stack is full, the next CALL or
0x09	Return Address	interrupt will set the Stack Pointer to 0x10. This is identical to address 0x00
0x08	Return Address	so the stack will wrap and overwrite the
0x07	Return Address	return address at 0x00. If the Stack Overflow/Underflow Reset is enabled, a
0x06	Return Address	Reset will occur and location 0x00 will not be overwritten.
0x05	Return Address	
0x04	Return Address	
0x03	Return Address	
0x02	Return Address	
0x01	Return Address	
TOSH:TOSL 0x00	Return Address	STKPTR = 0x10
		\sim

3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is set to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

查询PIC16F1826供应商 FIGURE 3-9: INDIRECT ADDRESSING 0x0000 0x0000 Traditional **Data Memory** 0x0FFF 0x0FFF 0x1000 Reserved 0x1FFF 0x2000 Linear **Data Memory** 0x29AF 0x29B0 Reserved FSR 0x7FFF Address 0x8000 0x0000 Range Program Flash Memory 0xFFFF 0x7FFF Note: Not all memory regions are completely implemented. Consult device memory tables for memory limits.

查询PIC16F1826供应商 3.5.1 IRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP




查询PIC16F1826供应商 3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-11: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-12: PROGRAM FLASH MEMORY MAP



查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note:	The DEBUG bit in Configuration Word is
	managed automatically by device
	development tools including debuggers and
	programmers. For normal device operation,
	this bit should be maintained as a '1'.

查询PIC16F1826供应商

REGISTER 4-1: CONFIGURATION WORD 1

R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP
bit 13						bit
R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0
bit 6				10002	10001	bit
Legend:						
R = Readable bit		W = Writable bit		U = Unimplemente	ed bit, read as '1'	
u = Bit is unchan	ged	x = Bit is unknow	n	-n/n = Value at PC	R and BOR/Value	at all other Reset
'1' = Bit is set		'0' = Bit is cleared	1	P = Programmable	e bit	
bit 13	1 = Fail-Safe Clo	fe Clock Monitor En ock Monitor is enable ock Monitor is disabl	ed			
bit 12	1 = Internal/Exte	xternal Switchover t rnal Switchover mo rnal Switchover mo	de is enabled			
bit 11	If FOSC configur This bit is igr All other FOSC n 1 = CLKOU		ction is disabled. C ed. I/O function on	Dscillator function on the CLKOUT pin.	the CLKOUT pin.	
bit 10-9	11 = BOR enable 10 = BOR enable	ed during operation lled by SBOREN bi	and disabled in Sl			
bit 8		Protection bit ⁽²⁾ y code protection is y code protection is				
bit 7		mory code protectio				
bit 6	 0 = Program memory code protection is enabled MCLRE: RA5/MCLR/VPP Pin Function Select bit If LVP bit = 1: This bit is ignored. If LVP bit = 0: 1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled. 0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA register. 					
bit 5	PWRTE: Power- 1 = PWRT disal 0 = PWRT enab		(1)			
bit 4-3	11 = WDT enabl		le bit Id disabled in Slee	0		

3: The entire program memory will be erased when the code protection is turned off.

查询PIC16F1826供应商 REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)

FOSC<2:0>: Oscillator Selection bits

- 111 = ECH: External Clock, High-Power mode (4-32 MHz): device clock supplied to CLKIN pin
- 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
 - 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
 - 100 = INTOSC oscillator: I/O function on CLKIN pin
 - 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
 - 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
 - 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
 - 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
- **Note 1:** Enabling Brown-out Reset does not automatically enable Power-up Timer.
 - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
 - **3:** The entire program memory will be erased when the code protection is turned off.

查询PIC16F1826供应商

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1
LVP ⁽¹⁾	DEBUG ⁽²⁾	_	BORV	STVREN	PLLEN	_
bit 13						bit 7
11.4	11.4	D/D 1/1	U-1	11.4	D/D 1/1	D/D 1/1
U-1	U-1	R/P-1/1	0-1	U-1	R/P-1/1 WRT1	R/P-1/1 WRT0
 bit 6	_	Reserved		_	WRIT	bit (
						DIL
Legend:						
R = Readable bi	it	W = Writable bit		U = Unimplemente	ed bit, read as '1'	
u = Bit is unchar	nged	x = Bit is unknown	I	-n/n = Value at PC	R and BOR/Value	at all other Resets
'1' = Bit is set		'0' = Bit is cleared		P = Programmable	e bit	
bit 12	DEBUG: In-Circu 1 = In-Circuit Deb		it ⁽²⁾ SPCLK and ICSP	DAT are general purp		
bit 11	0 = In-Circuit Det		PCLK and ICSPI	DAT are dedicated to	the debugger	
bit 10	•	ut Reset Voltage Sele	ection bit			
	1 = Brown-out Re	eset voltage set to 2	.9V (typical)			
bit 9	1 = Stack Overflo	Overflow/Underflow ow or Underflow will ow or Underflow will	cause a Reset	·t		
bit 8	PLLEN: PLL Ena 1 = 4xPLL enable 0 = 4xPLL disable	ed				
bit 7-5	Unimplemented	: Read as '1'				
bit 4	Reserved: This I	location should be pr	ogrammed to a '	1'.		
bit 3-2	Unimplemented	: Read as '1'				
bit 1-0	2 kW Flash mem 11 = Write 10 = 000h 01 = 000h	to 3FFh write-protect	<u>3 only)</u> : cted, 200h to 7FF cted, 400h to 7FF	h may be modified b h may be modified b s may be modified b	y EECON control	

- 01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by EECON control
 00 = 000h to FFFh write-protected, no addresses may be modified by EECON control
- Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.
 - 2: The DEBUG bit in Configuration Word is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

查询PIC16F1826供应商 4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.3** "Write **Protection**" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 11.5 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16F/LF1826/27 Memory Programming Specification*" (DS41390).

查询PIC16F1826供应商

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 11.5 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	
bit 13	•					bit 7	
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
bit 6				·		bit 0	
Legend:		P = Programmable	e bit	U = Unimplemente			
R = Readable bit		W = Writable bit		'0' = Bit is cleared			
-n = Value at POR '1' = Bit is set				x = Bit is unknown			

bit 13-5	DEV<8:0>: Device ID bits 100111100 = PIC16F1826 100111101 = PIC16F1827 101000100 = PIC16LF1826
bit 4-0	101000101 = PIC16LF1827 REV<4:0>: Revision ID bits
	These bits are used to identify the revision.

Note 1: This location cannot be written.

查询PIC16F1826供应商 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability
 of crystal oscillator sources


The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High Power mode (4 MHz to 32 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC).
- 8. INTOSC Internal oscillator (31 kHz to 32 MHz).

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.



查询PIC16F1826供应商 **5.2 Clock Source Types**

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated phase-locked-loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHZ (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 Oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 5-2:

EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


查询PIC16F1826供应商

FIGURE 5-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- ote 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 5-4: CERAMIC RESONATOR OPERATION



- 2: The value of RF varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).
- **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4 "Two-Speed Clock Start-up Mode"**).

5.2.1.4 4X PLL

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 29.0 "Electrical Specifications"**

The 4X PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Word 2 to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.


查询PIC16F1826供应商 5.2.1.5

TIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to Section 5.3 "Clock Switching" for more information.

FIGURE 5-5: QUARTZ CRYSTAL **OPERATION (TIMER1** OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - 3: For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943. "Practical PIC® Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)


5.2.1.6External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-5 shows the external RC mode connections.





The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · threshold voltage variation
- · component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

查询PIC16F1826供应商 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Word 1 to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See **Section 5.3** "**Clock Switching**"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the state of the $\overline{\text{CLKOUTEN}}$ bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL that can produce one of three internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal **Oscillator Clock Switch Timing**" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

查询PIC16F1826供应商

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator **Clock Switch Timing**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits of
	the OSCCON register are set to '0111' and
	the frequency selection is set to 500 kHz.
	The user can modify the IRCF bits to
	select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

查询PIC16F1826供应商

5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Word 1 (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4xPLL, or the PLLEN bit of the Configuration Word 2 must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Word 2, the 4xPLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4xPLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4xPLL with the internal oscillator.

5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-6). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-6 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 29.0 "Electrical Specifications"**.

HFINTOSC/→ MFINTOSC	LFINTOSC (FSCM and WDT disabled)
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC	Start-up Time 2-cycle Sync Running
HFINTOSC/	
MFINTOSC IRCF <3:0>	= 0 X ≠ 0

查询PIC16F1826供应商 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.
 - Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 21.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

查询PIC16F1826供应商 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

TABLE 5-1: C	OSCILLATOR SWITCHING DELAYS
--------------	-----------------------------

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC ⁽¹⁾	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC ⁽¹⁾	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS ⁽¹⁾	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC ⁽¹⁾	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.

查询PIC16F1826供应商

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.





FIGURE 5-8: TWO-SPEED START-UP

查询PIC16F1826供应商 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

查询PIC16F1826供应商 FIGURE 5-10: FSCM TIMING DIAGRAM



查询PIC16F1826供应商 5.6 Oscillator Control Registers

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/	/0 R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLE	N	IRCF	<3:0>			SCS	<1:0>
bit 7							bit C
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
	unchanged	x = Bit is unkr		-		OR/Value at all o	other Resets
'1' = Bit is	-	'0' = Bit is clea					
bit 7	If PLLEN in SPLLEN bit		ord <u>1 = 1:</u> LL is always e	nabled (subject	to oscillator r	equirements)	
bit 6-3	000x =31 k 0010 =31.2 0011 =31.2 0100 =62.5 0101 =125 0110 =250 1000 =125 1001 =250 1010 =500 1011 =1 MH 1100 =2 MH 1101 =4 MH	5 kHz MF 5 kHz HF ⁽¹⁾ kHz MF kHz MF kHz MF (default kHz HF ⁽¹⁾ kHz HF ⁽¹⁾ kHz HF ⁽¹⁾ tz HF tz HF tz HF tz HF tz HF	upon Reset)		OSC")		
bit 2 bit 1-0	SCS<1:0>: 1x = Interna 01 = Timer1	nted: Read as ' System Clock S I oscillator block oscillator determined by F	elect bits	Configuration W	/ord 1.		
Noto 1:	Duplicate freque	nov dorivod from					

Note 1: Duplicate frequency derived from HFINTOSC.

查询PIC16F1826供应商

R-1/q R-0/q R-q/q R-0/q R-0/q R-q/q R-0/0 R-0/q T10SCR PLLR OSTS **HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS** bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared a = Conditional bit 7 T1OSCR: Timer1 Oscillator Ready bit If T10SCEN = 1: 1 = Timer1 oscillator is ready 0 = Timer1 oscillator is not ready If T1OSCEN = 0: 1 = Timer1 clock source is always ready bit 6 PLLR 4x PLL Ready bit 1 = 4x PLL is ready 0 = 4x PLL is not ready bit 5 **OSTS:** Oscillator Start-up Time-out Status bit 1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Word 1 0 = Running from an internal oscillator (FOSC<2:0> = 100)HFIOFR: High Frequency Internal Oscillator Ready bit bit 4 1 = HFINTOSC is ready 0 = HFINTOSC is not ready bit 3 HFIOFL: High Frequency Internal Oscillator Locked bit 1 = HFINTOSC is at least 2% accurate 0 = HFINTOSC is not 2% accurate bit 2 MFIOFR: Medium Frequency Internal Oscillator Ready bit 1 = MFINTOSC is ready 0 = MFINTOSC is not ready bit 1 LFIOFR: Low Frequency Internal Oscillator Ready bit 1 = LFINTOSC is ready 0 = LFINTOSC is not ready HFIOFS: High Frequency Internal Oscillator Stable bit bit 0 1 = HFINTOSC is at least 0.5% accurate 0 = HFINTOSC is not 0.5% accurate

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

查询PIC16F1826供应商

— — TUN<5:0>	REGISTER	5-3: OSC1	TUNE: OSCIL			ER		
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserved '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserved '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.		—			TUN	<5:0>		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserve '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Reserve bit 7-6 Unimplemented: Read as '0' -n/n = Value at POR and BOR/Value at all other Reserve bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserver '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Reserver bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.								
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserver '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.	Legend:							
'1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.	R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
bit 7-6 Unimplemented: Read as '0' bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • • 000001 = 000000 = Oscillator module is running at the factory-calibrated frequency.	u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
bit 5-0 TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 = • • • • • • • • • • • • • • • • • • •	'1' = Bit is set	t	'0' = Bit is cle	ared				
• • 100000 = Minimum frequency		TUN<4:0>: F 011111 = M 011110 =	Frequency Tunii /aximum freque	ng bits ncy e is running af	the factory-cali	prated frequen	cy.	

TABLE 5-2:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
IADLE 3-2.	JUIVINIANT OF REGISTERS ASSOCIATED WITH GLOCK SOURCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0		SCS1	SCS0	69
OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	70
OSCTUNE	-	-	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	71
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	_	CCP2IE ⁽¹⁾	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾	97
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	187

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F/LF1827 only.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 6.0 REFERENCE CLOCK MODULE

The Reference Clock module provides the ability to send a divided clock to the clock output pin of the device (CLKR) and provide a secondary internal clock source to the Modulator module. This module is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. The reference clock module includes the following features:

- · System clock is the source
- Available in all oscillator configurations
- · Programmable clock divider
- Output enable to a port pin
- · Selectable duty cycle
- Slew rate control

The Reference Clock module is controlled by the CLKRCON register (Register 6-1) and is enabled when setting the CLKREN bit. To output the divided clock signal to the CLKR port pin, the CLKROE bit must be set. The CLKRDIV<2:0> bits enable the selection of 8 different clock divider options. The CLKRDC<1:0> bits can be used to modify the duty cycle of the output clock⁽¹⁾. The CLKRSLR bit controls slew rate limiting.

Note 1: If the base clock rate is selected without a divider, the output clock will always have a duty cycle equal to that of the source clock, unless a 0% duty cycle is selected. If the clock divider is set to base clock/2, then 25% and 75% duty cycle accuracy will be dependent upon the source clock.

For information on using the reference clock output with the Modulator module, see **Section 22.0 "Data Signal Modulator"**.

6.1 Slew Rate

The slew rate limitation on the output port pin can be disabled. The Slew Rate limitation can be removed by clearing the CLKRSLR bit in the CLKRCON register.

6.2 Effects of a Reset

Upon any device Reset, the reference clock module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

6.3 Conflicts with the CLKR pin

There are two cases when the reference clock output signal cannot be output to the CLKR pin, if:

- LP, XT, or HS oscillator mode is selected.
- CLKOUT function is enabled.

Even if either of these cases are true, the module can still be enabled and the reference clock signal may be used in conjunction with the Modulator module.

6.3.1 OSCILLATOR MODES

If LP, XT, or HS oscillator modes are selected, the OSC2/CLKR pin must be used as an oscillator input pin and the CLKR output cannot be enabled. See **Section 5.2** "Clock Source Types" for more information on different oscillator modes.

6.3.2 CLKOUT FUNCTION

The CLKOUT function has a higher priority than the Reference Clock module. <u>Therefore</u>, if the CLKOUT function is enabled by the CLKOUTEN bit in Configuration Word 1, FOSC/4 will always be output on the port pin. Reference **Section 4.0** "**Device Configuration**" for more information.

6.4 Operation During Sleep

As the Reference Clock module relies on the system clock as its source, and the system clock is disabled in Sleep, the module does not function in Sleep, even if an external clock source or the Timer1 clock source is configured as the system clock. The module outputs will remain in their current state until the device exits Sleep.

查询PIC16F1826供应商

REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
CLKREN	CLKROE	CLKRSLR	CLKR	DC<1:0>		CLKRDIV<2:0>				
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all c	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	CLKREN: Re	eference Clock	Module Enab	le bit						
	1 = Reference	ce Clock modul ce Clock modul	e is enabled							
bit 6	CLKROE: Re	eference Clock	Output Enabl	e bit ⁽³⁾						
	 1 = Reference Clock output is enabled on CLKR pin 									
	0 = Reference	ce Clock output	disabled on (CLKR pin						
bit 5	CLKRSLR: F	Reference Cloc	k Slew Rate C	control limiting e	enable bit					
		te limiting is en te limiting is dis								
bit 4-3	CLKRDC<1:	0>: Reference	Clock Duty Cy	/cle bits						
	11 = Clock outputs duty cycle of 75%									
		utputs duty cyc								
		outputs duty cyc outputs duty cyc								
bit 2-0		:0> Reference		bits						
	111 = Base	clock value divi	ded by 128							
	110 = Base clock value divided by 64									
	101 = Base clock value divided by 32									
	100 = Base clock value divided by 16 011 = Base clock value divided by 8									
		clock value divi	•							
		clock value divi								

- 2: In this mode, the duty cycle will always be equal to the source clock duty cycle, unless a duty cycle of 0% is selected.
- **3:** To route CLKR to pin, CLKOUTEN of Configuration Word 1 = 1 is required. CLKOUTEN of Configuration Word 1 = 0 will result in Fosc/4. See Section 6.3 "Conflicts with the CLKR pin" for details.

查询PIC16F1826供应商

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH REFERENCE CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLKRCON CLKREN CLKROE CLKRSLR CLKRDC1 CLKRDC0 CLKRDIV2 CLKRDIV1 CLKRDIV0 74									
Legend: -	= unimplem	nented location	ons read as '	0' Shaded ce	ells are not use	ed by reference	e clock sourc	ces	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

TABLE 6-2: SUMMARY OF CONFIGURATION WORD WITH REFERENCE CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIGI	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 7.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



查询PIC16F1826供应商

7.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

7.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

7.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when Vdd reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 7-3 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 7-3 for more information.

SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake- up from Sleep
Х	Х	Active	Waits for BOR ready ⁽¹⁾	
Х	Awake	Active	Waits for BOR ready	
Х	Sleep	Disabled		
1	х	Active	Begins immediately	
0	х	Disabled	Begins immediately	
Х	х	Disabled	Begins im	mediately
	X X X 1 0	XXXAwakeXSleep1X0X	XXActiveXAwakeActiveXSleepDisabled1XActive0XDisabled	XXActiveWaits for BORXXActiveWaits for BORXAwakeActiveWaits for BORXSleepDisabledWaits for BOR1XActiveBegins im0XDisabledBegins im

TABLE 7-1:BOR OPERATING MODES

Note 1: Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

7.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

7.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





BROWN-OUT SITUATIONS



REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Word 1 ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Word 1 = 01: 1 = BOR Enabled 0 = BOR Disabled
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

查询PIC<u>16F18</u>26供应商 7.3 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 7-2).

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

7.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

7.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.2 "PORTA Registers"** for more information.

7.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section** "" for more information.

7.5 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 7-4 for default conditions after a RESET instruction has occurred.

7.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 3.4.2 "Overflow/Underflow Reset"** for more information.

7.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

7.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Word 1.

7.9 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:


- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)**" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 7-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.

查询PIC16F1826供应商

FIGURE 7-4: RESET START-UP SEQUENCE



查询PIC16F1826供应商

7.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 7-3 and Table 7-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	х	1	1	Power-on Reset
0	0	1	1	0	х	0	х	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	0	х	х	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	นน นนนน
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	นน นนนน
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	u1 uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

查询PIC16F1826供应商

7.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 7-2.

REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	—	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:							
HC = Bit is cl	eared by hardw	vare	HS = Bit is set by hardware				
R = Readable	e bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unc	hanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	t	'0' = Bit is cleared	q = Value depends on condition				
bit 7		tack Overflow Flag bit Overflow occurred					
	0 = A Stack	Overflow has not occurred	d or set to '0' by firmware				
bit 6	STKUNF: S	tack Underflow Flag bit					
 1 = A Stack Underflow occurred 0 = A Stack Underflow has not occurred or set to '0' by firmware 							
bit 5-4	Unimpleme	nted: Read as '0'					
bit 3	RMCLR: MO	CLR Reset Flag bit					
		Reset has not occurred or Reset has occurred (set to	r set to '1' by firmware o '0' in hardware when a MCLR Reset occurs)				
bit 2	RI: RESET I	nstruction Flag bit					
			executed or set to '1' by firmware uted (set to '0' in hardware upon executing a RESET instruction)				
bit 1	POR: Powe	r-on Reset Status bit					
	 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) 						
bit 0 BOR: Brown-out Reset Status bit							
	 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs) 						

查询PIC16F1826供应商

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

					-	-	-		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN		_					BORRDY	79
PCON	STKOVF	STKUNF		_	RMCLR	RI	POR	BOR	83
STATUS			_	TO	PD	Z	DC	С	23
WDTCON	_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	105

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

查询PIC16F1826供应商 8.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce Interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 8-1 and Figure 8-2.

FIGURE 8-1: INTERRUPT LOGIC



查询PIC16F1826供应商 FIGURE 8-2: **PERIPHERAL INTERRUPT LOGIC -**TMR1GIF TMR1GIE ADIF ADIE RCIF RCIE TXIF TXIE SSP1IF SSP1IE CCP1IF CCP1IE TMR2IF TMR2IE TMR1IF TMR1IE OSFIF OSFIE C2IF C2IE To Interrupt Logic C1IF (Figure 5-1) C1IE EEIF EEIE BCL1IF BCL1IE -CCP2IF⁽¹⁾ -CCP2IE⁽¹⁾ -CCP4IF⁽¹⁾ – CCP4IE⁽¹⁾ – CCP3IF⁽¹⁾ CCP3IE⁽¹⁾ TMR6IF⁽¹⁾ TMR6IE⁽¹⁾ $TMR6IE^{(1)} - TMR4IF^{(1)} - TMR4IE^{(1)} - BCL2IF^{(1)} - BCL2IE^{(1)} - BCL2IE^{(1)} - SSP2IF^{(1)} - SSP2IE^{(1)} - SSP2$ Note 1: These interrupts are available on PIC16F/LF1827 only

查询PIC16F1826供应商 8.1 Operation

of operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 8.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits	-					

2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8.3 for more details.

查询PIC	16F1826供	应商						
FIGURE	8-3: I	NTERRUPT	LATENCY					
OSC1								
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	PC	PC	+1	0004h	0005h		
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
			1					
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



查询PIC16F1826供应商

8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- · BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

查询PIC16F1826供应商 8.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all active interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	 IOCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state
Note 1:	The IOCIE Flag bit is read only and cleared when all the interrupt-on-change flags in the IOCBE register

Note 1: The IOCIF Flag bit is read only and cleared when all the interrupt-on-change flags in the IOCBF register have been cleared by software.

查询PIC16F1826供应商 8.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 8-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE | RCIE | TXIE | SSP1IE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is u	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	
'1' = Bit is s	set	'0' = Bit is cleared		
bit 7	TMR1GIE	: Timer1 Gate Interrupt Enat	le bit	
		es the Timer1 Gate Acquisitieles the Timer1 Gate Acquisitien		
bit 6	ADIE: A/D	O Converter (ADC) Interrupt	Enable bit	
		es the ADC interrupt les the ADC interrupt		
bit 5	RCIE: US	ART Receive Interrupt Enab	e bit	
		es the USART receive interrules the USART receive interr	•	
bit 4	TXIE: US/	ART Transmit Interrupt Enab	le bit	
		es the USART transmit internies the USART transmit internies the USART transmit internies the transmit intern		
bit 3		Synchronous Serial Port 1 (Mesting the MSSP1 interrupt	ISSP1) Interrupt Enable bit	
	0 = Disabl	les the MSSP1 interrupt		
bit 2	CCP1IE: (CCP1 Interrupt Enable bit		
		es the CCP1 interrupt les the CCP1 interrupt		
bit 1	TMR2IE:	TMR2 to PR2 Match Interrup	t Enable bit	
 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 				
bit 0	TMR1IE:	Timer1 Overflow Interrupt En	able bit	
		es the Timer1 overflow interr les the Timer1 overflow inter	•	

查询PIC16F1826供应商 8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE ⁽¹⁾
bit 7							bit 0

Legend:							
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared					
bit 7	OSFIE: Oscil	lator Fail Interrupt Enable b	Dit				
		the Oscillator Fail interrupt					
	0 = Disables	the Oscillator Fail interrup	t				
bit 6		arator C2 Interrupt Enable b					
		the Comparator C2 interru	<u> </u>				
		the Comparator C2 interru					
bit 5		arator C1 Interrupt Enable b					
		the Comparator C1 interru					
bit 4		OM Write Completion Inter					
		the EEPROM Write Compl	•				
		the EEPROM Write Comp					
bit 3	BCL1IE: MS	SP1 Bus Collision Interrupt	Enable bit				
	1 = Enables	the MSSP1 Bus Collision I	nterrupt				
	0 = Disables	the MSSP1 Bus Collision	Interrupt				
bit 2-1	Unimplemen	nted: Read as '0'					
bit 0	bit 0 CCP2IE: CCP2 Interrupt Enable bit						
	1 = Enables the CCP2 interrupt						
	0 = Disables the CCP2 interrupt						
Note 1: PIC16F/LF1827 only.							

<u>查询PIC16F1826供应商</u> 8.5.4 PIE3 REGISTER⁽¹⁾

The PIE3 register contains the interrupt enable bits, as shown in Register 8-4.

- **Note 1:** The PIE3 register is available only on the PIC16F/LF1827 device.
 - 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3⁽¹⁾

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
—	—	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	CCP4IE: CCP4 Interrupt Enable bit
	1 = Enables the CCP4 interrupt0 = Disables the CCP4 interrupt
bit 4	CCP3IE: CCP3 Interrupt Enable bit
	1 = Enables the CCP3 interrupt0 = Disables the CCP3 interrupt
bit 3	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	1 = Enables the TMR6 to PR6 Match interrupt0 = Disables the TMR6 to PR6 Match interrupt
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	1 = Enables the TMR4 to PR4 Match interrupt0 = Disables the TMR4 to PR4 Match interrupt
bit 0	Unimplemented: Read as '0'

Note 1: This register is only available on PIC16F/LF1827.

查询PIC16F1826供应商 8.5.5 PIE4 REGISTER⁽¹⁾

The PIE4 register contains the interrupt enable bits, as shown in Register 8-5.

- **Note 1:** The PIE4 register is available only on the PIC16F/LF1827 device.
 - 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 8-5: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	—	_		BCL2IE	SSP2IE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'
bit 1	BCL2IE: MSSP2 Bus Collision Interrupt Enable bit
	 1 = Enables the MSSP2 Bus Collision Interrupt 0 = Disables the MSSP2 Bus Collision Interrupt
bit 0	 SSP2IE: Master Synchronous Serial Port 2 (MSSP2) Interrupt Enable bit 1 = Enables the MSSP2 interrupt 0 = Disables the MSSP2 interrupt

Note 1: This register is only available on PIC16F/LF1827.

查询PIC16F1826供应商 8.5.6 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	SSP1IF: Synchronous Serial Port 1 (MSSP1) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

查询PIC16F1826供应商 8.5.7 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 8-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	_	CCP2IF ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = Interrupt is pending 0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 3	BCL1IF: MSSP1 Bus Collision Interrupt Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 2-1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit ⁽¹⁾
	1 = Interrupt is pending0 = Interrupt is not pending

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 8.5.8 PIR3 REGISTER⁽¹⁾

The PIR3 register contains the interrupt flag bits, as shown in Register 8-8.

- **Note 1:** The PIR3 register is available only on the PIC16F/LF1827 device.
 - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3⁽¹⁾

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0		
_	—	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	_		
bit 7									
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all of	her Resets		
'1' = Bit is	set	'0' = Bit is cle	ared						
bit 7-6	Unimplemer	nted: Read as '	0'						
bit 5	CCP4IF: CC	P4 Interrupt Fla	g bit						
	1 = Interrupt								
	•	is not pending							
bit 4		P3 Interrupt Fla	g bit						
	1 = Interrupt								
h:1 0		is not pending	- h. 1						
bit 3		R6 to PR6 Mate	ch interrupt Fi	ag bit					
	1 = Interrupt	is not pending							
bit 2									
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit								
1 = Interrupt is pending									
	0 = Interrupt is not pending								
bit 0	bit 0 Unimplemented: Read as '0'								
Note 1: This register is only available on PIC16F/LF1827.									

查询PIC16F1826供应商 8.5.9 PIR4 REGISTER⁽¹⁾

The PIR4 register contains the interrupt flag bits, as shown in Register 8-9.

Note 1:	The PIR4 register is available only on the
	PIC16F/LF1827 device.

2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-9: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
—	—	—	—	—	—	BCL2IF	SSP2IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware

bit 7-2	Unimplemented: Read as '0'
bit 1	BCL2IF: MSSP2 Bus Collision Interrupt Flag bit
	 1 = A Bus Collision was detected (must be cleared in software) 0 = No Bus collision was detected
bit 0	 SSP2IF: Master Synchronous Serial Port 2 (MSSP2) Interrupt Flag bit 1 = The Transmission/Reception/Bus Condition is complete (must be cleared in software) 0 = Waiting to Transmit/Receive/Bus Condition in progress

Note 1: This register is only available on PIC16F/LF1827.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE ⁽¹⁾	93
PIE3 ⁽¹⁾	_	_	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	_	94
PIE4 ⁽¹⁾	_	-	_	_	_	—	BCL2IE	SSP2IE	95
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾	97
PIR3 ⁽¹⁾	—	_	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	98
PIR4 ⁽¹⁾	_	_	_	_	—	_	BCL2IF	SSP2IF	99

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by Interrupts.

Note 1: PIC16F/LF1827 only.

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商

9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 7.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

查询PIC16F1826供应商

WAKE-UP USING INTERRUPTS 9.1.1

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- · If the interrupt occurs before the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.

- · If the interrupt occurs during or after the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the **SLEEP** instruction completes. To determine whether a **SLEEP** instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

FIGURE 9-1	. vvAr		JLEEF	INKU				
OSC1 ⁽¹⁾		Q1 Q2 Q3 Q4		Tost ⁽³⁾		Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT ⁽²⁾ Interrupt flag	\/ ·····	\/ \/ ! !	/	1051(-)	Interrupt Laten	/		/ ¦
GIE bit (INTCON reg.)			Processor in					
Instruction Flow PC	PC	X PC + 1	X PC	+ 2	X PC + 2	PC + 2	X <u>0004h</u>	X0005h
Instruction { Fetched	Inst(PC) = Sleep	Inst(PC + 1)			Inst(PC + 2)	! ! !	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep		1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Note 1: X	T. HS or LP Oscil	lator mode assum	ed.					

FIGURE 9-1. WAKE-UP FROM SI FEP THROUGH INTERRUPT

CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference. 2:

3: TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	134
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	134
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	134
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽¹⁾	93
PIE4 ⁽¹⁾	_	_	_	_	_	_	BCL2IE	SSP2IE	95
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	97
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	99
STATUS	_	-	_	TO	PD	Z	DC	С	23
WDTCON	_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	105

Legend: - = unimplemented, read as '0'. Shaded cells are not used in Power-down mode.

PIC16F/LF1827 only. Note 1:


查询PIC16F1826供应商 10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



查询PIC16F1826供应商

10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	Х	Disabled
WDT_OFF (00)	Х	Х	Disabled

TABLE 10-1: WDT OPERATING MODES

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds. After a Reset, the default time-out period is 2 seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail event
- WDT is disabled
- Oscillator Start-up TImer (OST) is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)"** for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0 "Memory Organization**" for more information.

TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT	
WDTE<1:0> = 00		
WDTE<1:0> = 01 and SWDTEN = 0		
WDTE<1:0> = 10 and enter Sleep	Cleared	
CLRWDT Command		
Oscillator Fail Detected		
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK		
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST	
Change INTOSC divider (IRCF bits)	Unaffected	

查询PIC16F1826供应商

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER U-0 U-0 R/W-0/0 R/W-1/1 R/W-0/0 R/W-1/1 R/W-1/1 R/W-0/0 WDTPS<4:0> SWDTEN ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -m/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-1 WDTPS<4:0>: Watchdog Timer Period Select bits Bit Value = Prescale Rate 00000 = 1:32 (Interval 1 ms typ) 00001 = 1:64 (Interval 2 ms typ) 00010 = 1:128 (Interval 4 ms typ) 00011 = 1:256 (Interval 8 ms typ) 00100 = 1:512 (Interval 16 ms typ) 00101 = 1:1024 (Interval 32 ms typ) 00110 = 1:2048 (Interval 64 ms typ) 00111 = 1:4096 (Interval 128 ms typ) 01000 = 1:8192 (Interval 256 ms typ) 01001 = 1:16384 (Interval 512 ms typ) 01010 = 1:32768 (Interval 1s typ) 01011 = 1:65536 (Interval 2s typ) (Reset value) 01100 = 1:131072 (2¹⁷) (Interval 4s typ) 01101 = 1:262144 (2¹⁸) (Interval 8s typ) $01101 = 1:524288 (2^{19}) (Interval 305 typ)$ $01110 = 1:524288 (2^{19}) (Interval 16s typ)$ $01111 = 1:1048576 (2^{20}) (Interval 32s typ)$ $10000 = 1:2097152 (2^{21})$ (Interval 64s typ) 10001 = 1:4194304 (2²²) (Interval 128s typ) 10010 = 1:8388608 (2²³) (Interval 256s typ) 10011 = Reserved. Results in minimum interval (1:32) 11111 = Reserved. Results in minimum interval (1:32) bit 0 SWDTEN: Software Enable/Disable for Watchdog Timer bit If WDTE<1:0> = 00: This bit is ignored. If WDTE<1:0> = 01: 1 = WDT is turned on 0 = WDT is turned off If WDTE<1:0> = 1x: This bit is ignored.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY

PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EED-ATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

查询PIC16F1826供应商 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 29.0 "Electrical Specifications"**. If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		;
MOVLW	DATA_EE	ADDR	;
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGI	;Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- · Software Malfunction

11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the \overline{CPD} bit in the Configuration Word 1 (Register 5-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

查询PIC16F1826供应商 EXAMPLE 11-2: DATA EEPROM WRITE

	BANKSEL MOVLW MOVWF MOVWF BCF BCF BSF	DATA_EE_A EEADRL DATA_EE_D EEDATL EECON1, C EECON1, E	PATA FGS EPGD	; ; ;Data Memory Address to write ; ;Data Memory Value to write ;Deselect Configuration space ;Point to DATA memory ;Enable writes
Required Sequence	MOVLW	55h EECON2 OAAh EECON2 EECON1, WI INTCON, G EECON1, WI	'R IE 'REN	;Disable writes



	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Flash ADDR	 {	PC + 1	EEADRH,EEADRL	PC + 3	PC + 4	PC + 5
Flash Data			R (PC + 1) EEDA		R (PC + 3) INST	R (PC + 4)
	INSTR(PC - 1) executed here	BSF EECON1,RD executed here	INSTR(PC + 1) executed here	Forced NOP executed here	INSTR(PC + 3) executed here	INSTR(PC + 4) executed here
RD bit	 	 	/			
EEDATH EEDATL Register	 			Χ		
EERHLT	 1		/			

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商

11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash Program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion				
	of a previously programmed row, then the				
	contents of the entire row must be read				
	and saved in RAM prior to the erase.				

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

TABLE 11-1:FLASH MEMORY
ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary	
PIC16F/LF1826/27	32 words,	32 words,	
	EEADRL<4:0	EEADRL<4:0>	
	> = 00000	= 00000	

11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
 - 2: Flash program memory can be read regardless of the setting of the CP bit.

查询PIC16F1826供应商 EXAMPLE 11-3: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI : PROG ADDR LO
   data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL EEADRL ; Select Bank IOI LL...
MOVLW PROG_ADDR_LO ;
MOVWF EEADRL ; Store LSB of address
MOVLW PROG_ADDR_HI ;
EEADRH ; Store MSB of address
                                  ; Select Bank for EEPROM registers
             EECON1,CFGS ; Do not select Configuration Space
EECON1,EEPGD ; Select Program Memory
   BCF
            EECON1,CFGS
    BSF
              INTCON,GIE ; Disable interrupts
    BCF
    BSF
              EECON1,RD
                                  ; Initiate read
    NOP
                                   ; Executed (Figure 11-1)
    NOP
                                   ; Ignored (Figure 11-1)
    BSF
             INTCON, GIE
                                  ; Restore interrupts
    MOVF
             EEDATL,W
                                 ; Get LSB of word
    MOVWF
            PROG_DATA_LO ; Store in user location
            EEDATH,W ; Get MSB of word
PROG_DATA_HI ; Store in user location
    MOVE
    MOVWF
```

查询PIC16F1826供应商

11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE, and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- 6. Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with 32 write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.

It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.

An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.


Note: If the number of write latches is smaller than the erase block size, the code sequence provided in Example 11-5 must be repeated multiple times to fully program an erased program memory row.

查询PIC16F1826供应商

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.





查询PIC16F1826供应商

EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY -

; This row erase routine assumes the following:

; 1. A valid address within the erase block is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F

BCF INTCON,GIE ; Disable ints so required sequences will execute proper BANKSEL EEADRL MOVF ADDRL,W ; Load lower 8 bits of erase address boundary MOVF ADDRL,W ; Load upper 6 bits of erase address boundary MOVF ADDRH,W ; Load upper 6 bits of erase address boundary MOVF ADDRH,W ; Load upper 6 bits of erase address boundary MOVF EEADRH BSF EECON1, EEPGD BSF EECON1, EEPGD ; Point to program memory BCF EECON1, FREE ; Specify an erase operation BSF EECON1, WREN ; Enable writes MOVUW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase MOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete. ; after erase processor continues with 3rd instruction				
MOVF ADDRL,W ; Load lower 8 bits of erase address boundary MOVWF EEADRL MOVF ADDRH,W ; Load upper 6 bits of erase address boundary MOVWF EEADRH BSF EECON1,EEPGD ; Point to program memory BCF EECON1,CFGS ; Not configuration space BSF EECON1,FREE ; Specify an erase operation BSF EECON1,WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write 55h BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		BCF	INTCON, GIE	; Disable ints so required sequences will execute properly
MOVWF EEADRL MOVF ADDRH,W ; Load upper 6 bits of erase address boundary MOVWF EEADRH BSF EECON1,EEPGD ; Point to program memory BCF EECON1,CFGS ; Not configuration space BSF EECON1,FREE ; Specify an erase operation BSF EECON1,WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		BANKSEL	EEADRL	
MOVF ADDRH, W ; Load upper 6 bits of erase address boundary MOVWF EEADRH BSF EECON1,EEPGD ; Point to program memory BCF EECON1,CFGS ; Not configuration space BSF EECON1,FREE ; Specify an erase operation BSF EECON1,WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary
MOVWF EEADRH BSF EECON1,EEPGD ; Point to program memory BCF EECON1,CFGS ; Not configuration space BSF EECON1,FREE ; Specify an erase operation BSF EECON1,WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVLW 55h ; Start of required sequence to initiate erase MOVLW 0AAh ; MOVLW 0AAh ; MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		MOVWF	EEADRL	
BSF EECON1, EEPGD ; Point to program memory BCF EECON1, CFGS ; Not configuration space BSF EECON1, FREE ; Specify an erase operation BSF EECON1, WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		MOVF	ADDRH,W	; Load upper 6 bits of erase address boundary
BCF EECON1, CFGS ; Not configuration space BSF EECON1, FREE ; Specify an erase operation BSF EECON1, WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		MOVWF	EEADRH	
BSF EECON1, FREE ; Specify an erase operation BSF EECON1, WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		BSF	EECON1, EEPGD	; Point to program memory
BSF EECON1, WREN ; Enable writes MOVLW 55h ; Start of required sequence to initiate erase MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1, WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		BCF	EECON1,CFGS	; Not configuration space
MOVLW55h; Start of required sequence to initiate eraseMOVWFEECON2; Write 55hMOVLWOAAh;MOVWFEECON2; Write AAhBSFEECON1,WR; Set WR bit to begin eraseNOP; Any instructions here are ignored as processorNOP; Processor will stop here and wait for erase complete.		BSF	EECON1, FREE	; Specify an erase operation
MOVWF EECON2 ; Write 55h MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		BSF	EECON1,WREN	; Enable writes
MOVLW 0AAh ; MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin erase NOP ; Any instructions here are ignored as processor ; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.		MOVLW	55h	; Start of required sequence to initiate erase
<pre>; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.</pre>		MOVWF	EECON2	; Write 55h
<pre>; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.</pre>	g g	MOVLW	0AAh	;
<pre>; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.</pre>	len Ien	MOVWF	EECON2	; Write AAh
<pre>; halts to begin erase sequence NOP ; Processor will stop here and wait for erase complete.</pre>	equ	BSF	EECON1,WR	; Set WR bit to begin erase
NOP ; Processor will stop here and wait for erase complete.	ഹയ്	NOP		; Any instructions here are ignored as processor
				; halts to begin erase sequence
; after erase processor continues with 3rd instruction		NOP		; Processor will stop here and wait for erase complete.
				; after erase processor continues with 3rd instruction
BCF EECON1,WREN ; Disable writes		BCF	EECON1,WREN	; Disable writes
BSF INTCON,GIE ; Enable interrupts		BSF	INTCON, GIE	; Enable interrupts

查询PIC16F1826供应商 EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY ; This write routine assumes the following: ; 1. The 16 bytes of data are loaded, starting at the address in DATA ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR, stored in little endian format ; ; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH: ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F ; BCF INTCON, GIE ; Disable ints so required sequences will execute properly BANKSEL EEADRH ; Bank 3 MOVF ADDRH,W ; Load initial address MOVWE EEADRH MOVF ADDRL,W MOVWF EEADRL MOVT.W LOW DATA_ADDR ; Load initial data address MOVWF FSR01 MOVIW HIGH DATA ADDR ; Load initial data address MOVWF FSROH ; EECON1,EEPGD ; Point to program memory BSF BCF EECON1,CFGS ; Not configuration space BSF EECON1,WREN ; Enable writes EECON1,LWLO BSF ; Only Load Write Latches LOOP FSR0++ EEDATL FSR0++ MOVIW ; Load first data byte into lower MOVWF : MOVIW ; Load second data byte into upper MOVWF EEDATH MOVF EEADRL,W ; Check if lower bits of address are '000' XORLW 0x07 ; Check if we're on the last of 8 addresses ANDLW 0×07 ; BTFSC STATUS,Z ; Exit if last of eight words, GOTO START WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h MOVLW 0AAh Required Sequence MOVWF ; Write AAh EECON2 BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWE EECON2 ; Write 55h BSF NOP 0AAh EECON2 ; Write AAh EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes BSF INTCON, GIE ; Enable interrupts

查询PIC16F1826供应商

11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EED-ATL register pair is cleared.

Address	Function	Read Access	Write Access						
8000h-8003h	User IDs	Yes	Yes						
8006h	Device ID/Revision ID	Yes	No						
8007h-8008h	Configuration Words 1 and 2	Yes	No						

TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address: PROG ADDR LO (must be 00h-08h) data will be returned in the variables; PROG DATA HI, PROG DATA LO BANKSEL EEADRL ; Select correct Bank MOVLW PROG ADDR LO ; MOVWF EEADRL ; Store LSB of address CLRF EEADRH ; Clear MSB of address EECON1,CFGS BSF ; Select Configuration Space INTCON,GIE BCF ; Disable interrupts EECON1,RD ; Initiate read BSF ; Executed (See Figure 11-1) NOP NOP ; Ignored (See Figure 11-1) INTCON,GIE BSF ; Restore interrupts MOVE EEDATL,W ; Get LSB of word PROG DATA LO ; Store in user location MOVWF MOVE EEDATH,W ; Get MSB of word MOVWF PROG DATA HI ; Store in user location

查询PIC16F1826供应商 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	EEDATL		;
MOVF	EEDATL,	W	;EEDATL not changed
			;from previous write
BSF	EECON1,	RD	;YES, Read the
			;value written
XORWF	EEDATL,	W	;
BTFSS	STATUS,	Ζ	;Is data the same
GOTO	WRITE_E	RR	;No, handle error
:			;Yes, continue

查询PIC16F1826供应商

REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown -r			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

REGISTER 11-2: **EEDATH: EEPROM DATA HIGH BYTE REGISTER**

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		EEDAT<13:8>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory

EEADRL: EEPROM ADDRESS REGISTER REGISTER 11-3:

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			EEAD	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is unchan	ged	x = Bit is unknow	n	-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER REGISTER 11-4:

'0' = Bit is cleared

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—				EEADR<14:8>	>		
bit 7							bit 0

Legend:		
R = Readable bit W	/ = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged x =	= Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set '0'	' = Bit is cleared	

Unimplemented: Read as '0' bit 7

'1' = Bit is set

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address

查询PIC16F1826供应商

REGISTER 11-5: **EECON1: EEPROM CONTROL 1 REGISTER** R/W-0/0 R/W-0/0 R/W-0/0 R/W/HC-0/0 R/W-x/q R/W-0/0 R/S/HC-0/0 R/S/HC-0/0 EEPGD CFGS LWLO FREE WRERR WREN WR RD bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EEPGD: Flash Program/Data EEPROM Memory Select bit 1 = Accesses program space Flash memory 0 = Accesses data EEPROM memory bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Accesses Configuration, User ID and Device ID Registers 0 = Accesses Flash Program or data EEPROM Memory bit 5 LWLO: Load Write Latches Only bit If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash): 1 = The next WR command does not initiate a write; only the program memory latches are updated. 0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches and initiates a write of all the data stored in the program memory latches. If CFGS = 0 and EEPGD = 0: (Accessing data EEPROM) LWLO is ignored. The next WR command initiates a write to the data EEPROM. bit 4 FREE: Program Flash Erase Enable bit If CFGS = 1 (Configuration space) **OR** CFGS = 0 and EEPGD = 1 (program Flash): 1 = Performs an erase operation on the next WR command (cleared by hardware after completion of erase). 0 = Performs a write operation on the next WR command. If EEPGD = 0 and CFGS = 0: (Accessing data EEPROM) FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle. bit 3 WRERR: EEPROM Error Flag bit 1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit). 0 = The program or erase operation completed normally. bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash and data EEPROM bit 1 WR: Write Control bit 1 = Initiates a program Flash or data EEPROM program/erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software. 0 = Program/erase operation to the Flash or data EEPROM is complete and inactive. bit 0 RD: Read Control bit 1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 0 = Does not initiate a program Flash or data EEPROM data read.

查询PIC16F1826供应商

REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0				
	EEPROM Control Register 2										
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
S = Bit can onl	ly be set	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other			ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared								

bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.2.2** "Writing to the Data EEPROM Memory" for more information.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	119
EECON2	EEPROM	Control Reg	ister 2 (not a	a physical re	egister)				107*
EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	118
EEADRH	_	EEADRH6	EEADRH5	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	118
EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDALT1	EEDATL0	118
EEDATH	—	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	118
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE	93
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF	97

Legend: — = unimplemented read as '0'. Shaded cells are not used by Data EEPROM module.

* Page provides register information.

查询PIC16F1826供应商 12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are two ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:


- TRISx registers (data direction register)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON0 and APFCON1) registers are used to steer specific peripheral input and output functions between different pins. The APFCON0 and APFCON1 registers are shown in Register 12-1 and Register 12-2. For this device family, the following functions can be moved between different pins.

- RX/DT
- SDO1
- SS1 (Slave Select 1)
- P2B
- CCP2/P2A
- P1D
- P1C
- CCP1/P1A
- TX/CK

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

查询PIC16F1826供应商

REGISTER 12-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL
bit 7	÷	·				•	bit (
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpleme	ented bit, read a	as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value at	POR and BOR	/Value at all oth	er Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		n Selection bit					
	-	Inction is on RB	1				
		inction is on RB	-				
bit 6	SDO1SEL: Pi	n Selection bit					
		nction is on RB2	-				
		nction is on RA6	6				
bit 5	SS1SEL: Pin						
		tion is on RB5 tion is on RA5					
bit 4	P2BSEL: Pin						
511 4		tion is on RB7					
		tion is on RA6					
bit 3	CCP2SEL: Pi	n Selection bit					
		A function is on					
		A function is on	RA7				
bit 2	P1DSEL: Pin						
		tion is on RB7					
bit 1	P1CSEL: Pin						
bit i	-	tion is on RB6					
		tion is on RA7					
bit 0	CCP1SEL: Pi	n Selection bit					
		A function is on					
	1 = CCP1/P1	A function is on	RB0				

Note 1: PIC16F/LF1827 only.

REGISTER 12-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0		
	_	—	—	—	—	—	TXCKSEL		
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is un	= Bit is unchanged x = Bit is unknown		iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is s	et	'0' = Bit is clea	ared						
bit 7-1	Unimpler	nented: Read as '0	,						
	•								
bit 0		L: Pin Selection bit	•						
		K function is on RB	—						
	1 = TX/C	K function is on RB	5						

查询PIC16F1826供应商 12.2 PORTA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA5, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-3) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELA register must be initialized to
	configure an analog channel as a digital
	input. Pins configured as analog inputs will
	read '0'.

EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL PORTA	;
CLRF PORTA	;Init PORTA
BANKSEL LATA	;Data Latch
CLRF LATA	;
BANKSEL ANSELA	;
CLRF ANSELA	;digital I/O
BANKSEL TRISA	;
MOVLW 0Ch	;Set RA<3:2> as inputs
MOVWF TRISA	;and set RA<7:4,1:0>
	;as outputs

12.2.1 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable internal weak pull-up. Control bit WPUA<5> enables or disables the pull-up (see Register 12-6). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-up is disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

12.2.2 ANSELA REGISTER

The ANSELA register (Register 12-7) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

查询PIC16F1826供应商

REGISTER 12-3: PORTA: PORTA REGISTER

R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7			-	· ·			bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
u = Bit is unchang	Bit is unchanged x = Bit is unknown -n/n			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	red					

bit 7-0 **RA<7:0>:** PORTA I/O Value bits⁽¹⁾ 1 = Port pin is > VIH 0 = Port pin is < VIH

0 = Port pin is < VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TRISA<7:6>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 5	TRISA5: RA5 Port Tri-State Control bit This bit is always '1' as RA5 is an input only
bit 4-0	TRISA<4:0>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	LATA<7:6>: RA<7:6> Output Latch Value bits ⁽¹⁾
---------	---

bit 5 Unimplemented: Read as '0

bit 4-0 LATA<4:0>: RA<4:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

查询PIC16F1826供应商

REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

— — WPUA5 — bit 7			DIL U
— — WPUA5 —			bit 0
		—	—
U-0 U-0 R/W-1/1 U-0	U-0 U-0	U-0	U-0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Unimplemented: Read as '0'
WPUA5: Weak Pull-up RA5 Control bit
If MCLRE in Configuration Word 1 = 0, MCLR is disabled):
1 = Weak Pull-up enabled ⁽¹⁾
0 = Weak Pull-up disabled
If MCLRE in Configuration Word 1 = 1, MCLR is enabled):
Weak Pull-up is always enabled.

bit 4-0 Unimplemented: Read as '0'

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0

ANSA<4:0>: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

查询PIC16F1826供应商

12.2.3 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. SDO2 (PIC16F/LF1827 only)
- 2. RA0

<u>RA1</u>

1. SS2 (PIC16F/LF1827 only)

2. RA1

- <u>RA2</u>
- 1. DACOUT (DAC)
- 2. RA2

<u>RA3</u>

- 1. SRQ (SR latch)
- 2. CCP3 (PIC16F/LF1827 only)
- 3. C1OUT (Comparator)
- 4. RA3

<u>RA4</u>

- 1. SRNQ (SR latch)
- 2. CCP4 (PIC16F/LF1827 only)
- 3. TOCKI
- 4. C2OUT (Comparator)
- 5. RA4

<u>RA5</u>

Input only pin.

<u>RA6</u>

- 1. OSC2 (enabled by Configuration Word)
- 2. CLKOUT
- 3. CLKR
- 4. SDO1
- 5. P1D
- 6. P2B (PIC16F/LF1827 only)
- 7. RA6

<u>RA7</u>

- 1. OSC1/CLKIN (enabled by Configuration Word)
- 2. P1C
- 3. CCP2 (PIC16F/LF1827 only)
- 4. P2A (PIC16F/LF1827 only)
- 5. RA7

查询PIC16F1826供应商 TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	-	_	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	124
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	124
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
WPUA	_	_	WPUA5	_	_	—		—	125

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 12-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8		_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

查询PIC16F1826供应商 12.3 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-9). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTB.

Reading the PORTB register (Register 12-8) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 12-2 shows how to initialize PORTB.

EXAMPLE 12-2: INITIALIZING PORTB

BANKSEL	PORTB	;
CLRF	PORTB	;Init PORTB
BANKSEL	ANSELB	
CLRF	ANSELB	;Make RB<7:0> digital
BANKSEL	TRISB	;
MOVLW	B'11110000'	;Set RB<7:4> as inputs
		;and RB<3:0> as outputs
MOVWF	TRISB	;

12.3.1 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference **Section 13.0 "Interrupt-On-Change"** for more information.

12.3.2 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-11). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

12.3.3 ANSELB REGISTER

The ANSELB register (Register 12-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

查询PIC16F1826供应商

REGISTER 12-8: PORTB: PORTB REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x		
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0		
bit 7						•	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets		
'1' = Bit is set	'0' = Bit is clea	ared							

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit 1 = Port pin is > VIH 0 = Port pin is < VIL

REGISTER 12-9: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISB<7:0>:** PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 12-10: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

查询PIC16F1826供应商

'1' = Bit is set

REGISTER 12-11: WPUB: WEAK PULL-UP PORTB REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0		
bit 7						•	bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplen	nented bit, read	as '0'			
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 12-12: ANSELB: PORTB ANALOG SELECT REGISTER

'0' = Bit is cleared

R/W-1/1	U-0						
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 **ANSB<7:1>**: Analog Select between Analog or Digital Function on Pins RB<7:1>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned to port of digital special function.
 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

bit 0 Unimplemented: Read as '0'

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

查询PIC16F1826供应商

12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

<u>RB0</u>

- 1. P1A
- 2. RB0

<u>RB1</u>

- 1. SDA1
- 2. RX/DT
- 3. RB1

<u>RB2</u>

- 1. SDA2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. RX/DT
- 4. SDO1
- 5. RB2

<u>RB3</u>

- 1. MDOUT
- 2. CCP1/P1A
- 3. RB3

<u>RB4</u>

- 1. SCL1
- 2. SCK1
- 3. RB4

<u>RB5</u>

- 1. SCL2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. SCK2 (PIC16F/LF1827 only)
- 4. P1B
- 5. RB5

<u>RB6</u>

- 1. ICSPCLK (Programming)
- 2. T10SI
- 3. P1C
- 4. CCP2 (PIC16F/LF1827 only)
- 5. P2A (PIC16F/LF1827 only)
- 6. RB6

<u>RB7</u>

- 1. ICSPDAT (Programming)
- 2. T1OSO
- 3. P1D
- 4. P2B (PIC16F/LF1827 only)
- 5. RB7

查询PIC16F1826供应商 TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	130
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	129
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	129
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	130

Legend: - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

查询PIC16F1826供应商 **13.0 INTERRUPT-ON-CHANGE**

The PORTB pins can be configured to operate as Interrupt-on-change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-change enable (Master Switch)
- · Individual pin configuration
- Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

13.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

13.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the Interrupt-on-change pins of the port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 13-1:


```
MOVLW 0xff
XORWF IOCBF, W
ANDWF IOCBF, F
```

13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM



查询PIC16F1826供应商

REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

Legend:							
bit 7							bit 0
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
R/W-0/0							

R – Reauable bil		0 – Onimplementeu bit, reau as 0
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBP<7:0>: Interrupt-on-Change Positive Edge Enable bits

1 = Interrupt-on-change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.

0 = Interrupt-on-change disabled for the associated pin.

REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBN<7:0>: Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin.

REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCBF<7:0>: Interrupt-on-Change Flag bits

1 = An enabled change was detected on the associated pin.

- Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

查询PIC16F1826供应商 TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	130
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	134
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	134
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	134
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by interrupt-on-change.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 **14.0 FIXED VOLTAGE REFERENCE** (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, and DAC is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 15.0** "**Analog-to-Digital Converter** (**ADC**) **Module**"for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and Comparator module. Reference Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 18.0 "Comparator Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 29.0** "**Electrical Specifications**" for the minimum delay requirement.

FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM



查询PIC16F1826供应商

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY ⁽¹⁾	Reserved	Reserved	CDAF	/R<1:0>	ADFV	R<1:0>
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unc		x = Bit is unkr		•	at POR and BO		ther Resets
'1' = Bit is set	•	'0' = Bit is cle	ared	a = Value der	pends on condit	ion	
				· · ·			
bit 7		d Voltage Refe		bit			
		Itage Referenc Itage Referenc					
bit 6		ed Voltage Ref		v Elag bit(1)			
bit o		-	-	t ready or not e	enabled		
		Itage Referenc	•	•			
bit 5-4	Reserved: Read as '0'. Maintain these bits clear.						
bit 3-2	CDAFVR<1:0>: Comparator and DAC Fixed Voltage Reference Selection bit						
					ipheral output is		
					ipheral output is ipheral output is)
					ipheral output is		
bit 1-0	ADFVR<1:0>	ADC Fixed V	oltage Refere	nce Selection b	pit		
	00 = ADC Fixed Voltage Reference Peripheral output is off.						
				heral output is			
				heral output is 2 heral output is 4			
		-	-	-			
	FVRRDY is always '1' on devices with LDO (PIC16F1826/27).						

2: Fixed Voltage Reference output cannot exceed VDD.

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FVR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	138


Legend: Shaded cells are unused by the FVR module.

查询PIC16F1826供应商 15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC. The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

FIGURE 15-1: ADC BLOCK DIAGRAM



查询PIC16F1826供应商

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are up to 14 channel selections available:

- AN<11:0> pins
- DAC Output
- FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.028V
- FVR 4.096V (Not available on LF devices)

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the
	system clock frequency will change the
	ADC clock frequency, which may
	adversely affect the ADC result.

查询PIC16F1826供应商 TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾
FRC	x11	1.0-6.0 μs ^(1,4)					

Legend: Shaded cells are outside of recommended range.


Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



查询PIC16F1826供应商 15.1.5 INTERRUPTS


The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

Please refer to **Section 15.1.5 "Interrupts"** for more information.

FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

查询PIC16F1826供应商 **15.2 ADC Operation**

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the				
	same instruction that turns on the ADC.				
	Refer to Section 15.2.6 "A/D Conver-				
	sion Procedure".				

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their				
	Reset state. Thus, the ADC module is				
	turned off and any pending conversion is				
	terminated.				

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 15-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F/LF1826	ECCP1
PIC16F/LF1827	CCP4

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 23.0 "Capture/Compare/PWM Modules" for more information.

查询PIC16F1826供应商

15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/\overline{DONE} bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.3 "A/D Acquisition Requirements".

EXAMPLE 15-1: A/D CONVERSION

; This code block configures the ADC ; for polling, Vdd and Vss references, Frc ; clock and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 MOVLW B'11110000' ;Right justify, Frc ;clock MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; BSF TRISA,0 ;Set RAO to input BANKSEL ANSEL ; ANSEL,0 ;Set RAO to analog BSF BANKSEL ADCON0 ; B'00000001' ;Select channel ANO MOVLW ;Turn ADC On MOVWF ADCON0 CALL SampleTime ;Acquisiton delay ADCON0, ADGO ; Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits RESULTHI ;store in GPR space MOVWF BANKSEL ADRESL ; ADRESL,W MOVF ;Read lower 8 bits RESULTLO ;Store in GPR space MOVWE

查询PIC16F1826供应商 15.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-2	CHS<4:0>: Analog Channel Select bits
	00000 = ANO
	00001 = AN1
	00010 = AN2
	00011 = AN3
	00100 = AN4
	00101 = AN5
	00110 = AN6
	00111 = AN7
	01000 = AN8
	01001 = AN9
	01010 = AN10
	01011 = AN11 01100 = Reserved. No channel connected.
	11101 = Reserved. No channel connected.
	11110 = DAC output(1)
	11111 = FVR (Fixed Voltage Reference) Buffer 1 Output ⁽²⁾
bit 1	GO/DONE: A/D Conversion Status bit
	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
	This bit is automatically cleared by hardware when the A/D conversion has completed.
	0 = A/D conversion completed/not in progress
bit 0	ADON: ADC Enable bit
	1 = ADC is enabled
	0 = ADC is disabled and consumes no operating current
Note 1:	See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information.
2.	See Section 14.0 "Fixed Voltage Reference (FVR)" for more information

2: See Section 14.0 "Fixed Voltage Reference (FVR)" for more information.

查询PIC16F1826供应商 REGISTER 15-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		—	ADNREF	ADPRE	:F<1:0>
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is ur	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is s	et	'0' = Bit is cleared						
bit 7	ADFM: A/	D Result Format Select bit						
	1 = Right loade		nt bits of ADRESH are set to '0' when the conversion result is					
		istified. Six Least Significan	t bits of ADRESL are set to '0' when the conversion result is					
bit 6-4	ADCS<2:0	>: A/D Conversion Clock Se	elect bits					
	000 = Fos							
	001 =Fosc/8							
		010 = Fosc/32 011 = Frc (clock supplied from a dedicated RC oscillator)						
	100 = Fos							
	101 = Fos							
	110 = Fos	c/64						
	111 = Frc	(clock supplied from a dedi	cated RC oscillator)					
bit 3	Unimplem	nented: Read as '0'						
bit 2	ADNREF:	A/D Negative Voltage Refer	rence Configuration bit					
	• • • • • • • • • • • • • • • • • • • •	- is connected to Vss						
	1 = VREF	- is connected to external V	REF- pin ⁽¹⁾					
bit 1-0		•	Reference Configuration bits					
	••••••	+ is connected to VDD						
	01 = Rese		1755 L pin(1)					
		+ is connected to external V	ixed Voltage Reference (FVR) module					
	$\perp \perp - VREF$		ined voltage reletence (FVR) module					
Note 1:	When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a							

When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a Note 1: minimum voltage specification exists. See Section 29.0 "Electrical Specifications" for details.

REGISTER 15-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 15-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES<1 | :0> | — | — | — | _ | _ | — |
| bit 7 | | | | | | bit 0 | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

 bit 7-6
 ADRES<1:0>: ADC Result Register bits Lower 2 bits of 10-bit conversion result

 bit 5-0
 Reserved: Do not use.

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商

REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	—	_	—	-	ADRES	S<9:8>	
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	it is unchanged x = Bit is unknown		iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared			ared					

bit 7-2 Reserved: Do not use.

bit 1-0	ADRES<9:8>: ADC Result Register bits
	Upper 2 bits of 10-bit conversion result

REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	ADRES<7:0>						
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

查询PIC16F1826供应商 15.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. **The maximum recommended impedance for analog sources is 10 k** Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V VDD$
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - 1}) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/511)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$
= $1.12\mu s$

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.42\mu s


Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商 FIGURE 15-4: ANALOG INPUT MODEL Vdd Analog Sampling Switch Input $VT \approx 0.6V$ pin $Ric \le 1k$ SS Rss Rs ۸۸۸ -₩ CPIN LEAKAGE(1) CHOLD = 10 pF $VT \approx 0.6V$ 5 pF VSS/VREF-Ŧ Rss Legend: CHOLD = Sample/Hold Capacitance סס CPIN = Input Capacitance I LEAKAGE = Leakage current at the pin due to various junctions 567891011 RIC = Interconnect Resistance Sampling Switch Rss = Resistance of Sampling Switch (kΩ) SS = Sampling Switch Vт = Threshold Voltage Note 1: Refer to Section 33.0 "Electrical Specifications".





查询PIC16F1826供应商 TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	145
ADCON1	ADFM	ADCS2	ADCS1	ADCS0	—	ADNREF	ADPREF1	ADPREF0	145
ADRESH	A/D Result I	Register High	1						147, 148
ADRESL	A/D Result I	Register Low							147, 148
ANSELA	—	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	130
CCPxCON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	228
INTCON	GIE	PEIE	TMR0IE	INTE	IOCE	TMR0IF	INTF	IOCF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	137
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	DACNSS	157
DACCON1	—	—	—	DACR4	DACR3	DACR2	DACR1	DACR0	157

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module.

查询PIC16F1826供应商 NOTES:

16.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

EQUATION 16-1: DAC OUTPUT VOLTAGE

$$Vout = \left((Vsource+ - Vsource-) \times \frac{DACR < 4:0>}{2^5} \right) + Vsrc-$$
Note: Vsource+ can equal FVR Buffer 2, VDD or VREF+. Vsource- can equal Vss or VREF-.

16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 29.0** "**Electrical Specifications**".

16.3 Low Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

16.3.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSRC+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 16.4 "DAC Voltage Reference Output"** for more information.

Reference Figure 16-1 for output clamping examples.

16.3.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE

The DAC output voltage can be set to VsRC- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACNSS bits to the proper negative source.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.


This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 16-1 for output clamping examples.

^{© 2009} Microchip Technology Inc.

查询PIC16F1826供应商

FIGURE 16-1: OUTPUT VOLTAGE CLAMPING EXAMPLES




查询PIC16F1826供应商 16.4 DAC Voltage Reference Output


The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 16-3 shows an example buffering technique.





查询PIC16F1826供应商 FIGURE 16-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



16.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

16.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0		
DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	—	DACNSS		
bit 7	·			·			bit 0		
Logondi									
Legend:	- hit		L:4		a suite of hit was d	aa (0)			
R = Readable		W = Writable			nented bit, read				
u = Bit is unchanged		x = Bit is unkr		-n/n = value a	at POR and BOI	R/Value at all	other Resets		
'1' = Bit is se	t	'0' = Bit is clea	ared						
bit 7	DACEN: DAC 1 = DAC is e 0 = DAC is d	enabled							
bit 6	1 = DAC Pos	 DACLPS: DAC Low-Power Voltage State Select bit 1 = DAC Positive reference source selected 0 = DAC Negative reference source selected 							
bit 5	1 = DAC volt		o an output o	n the DACOUT					
bit 4	Unimplemen	ted: Read as '	0'						
bit 3-2	00 = VDD 01 = VREF+ 10 = FVR Bu	DACPSS<1:0>: DAC Positive Source Select bits 00 = VDD							
bit 1	Unimplemen	ted: Read as '	0'						
bit 0	DACNSS: DAC Negative Source Select bits 1 = VREF- 0 = VSS								

REGISTER 16-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

REGISTER 16-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0

Legend:							
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared					
bit 7-5	Unimpler	nented: Read as '0'					
bit 4-0		DACR<4:0>: DAC Voltage Output Select bits					
$VOUT = ((VSRC+) - (VSRC-))^*(DACR < 4:0 > /(2^5)) + VSRC-$							

Note 1: The output select bits are always right justified to ensure that any number of bits can be used without affecting the register layout

查询PIC16F1826供应商

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	138
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	157
DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	157

Legend: — = unimplemented, read as '0'. Shaded cells are unused with the DAC module.

查询PIC16F1826供应商 17.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as separate latch outputs. The SR latch module includes the following features:

- · Programmable input selection
- SR latch output is available externally
- Separate Q and \overline{Q} outputs
- · Firmware Set and Reset

The SR latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

17.1 Latch Operation

The latch is a Set-Reset latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 18.0 "Comparator Module" and Section 20.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR latch.

An internal clock source is available that can periodically Set or Reset the SR latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR latch, respectively.

Note:	Enabling both the Set and Reset inputs
	from any one source at the same time may
	result in indeterminate operation, as the
	Reset dominance cannot be assured.

17.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR latch outputs may be directly output to an I/O pin at the same time.


The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

17.3 Effects of a Reset

Upon any device Reset, the SR latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.

查询PIC16F1826供应商

FIGURE 17-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM



查询PIC16F1826供应商 TABLE 17-1: SRCLK FREQUENCY TABLE

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz Fosc = 16 MH		Fosc = 4 MHz	Fosc = 1 MHz	
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz	
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz	
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz	
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz	
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz	
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz	
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz	
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz	

REGISTER 17-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 2	SRNQEN: SR Latch \overline{Q} Output Enable bit <u>If SRLEN = 1</u> : 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 1	<pre>SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input.</pre>
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse Reset input for 1 Q-clock period 0 = No effect on Reset input.

Note 1: Set only, always reads back '0'.

查询PIC16F1826供应商

REGISTER 17-2: SRCON1: SR LATCH CONTROL 1 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E				
bit 7			·			•	bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	SRSPE: SR	Latch Peripher	al Set Enable I	bit							
		is set when the		gh. of the SR latch							
bit 6	•	R Latch Set Clo	•								
bit o		1 = Set input of SR latch is pulsed with SRCLK									
		has no effect on the set input of the SR latch									
bit 5	SRSC2E: SR Latch C2 Set Enable bit										
	 1 = SR latch is set when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the set input of the SR latch 										
		•		on the set input	of the SR latch						
bit 4		E: SR Latch C1 Set Enable bit									
	 1 = SR latch is set when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the set input of the SR latch 										
bit 3		•		•							
	SRRPE: SR Latch Peripheral Reset Enable bit 1 = SR latch is reset when the SRI pin is high.										
	0 = SRI pin has no effect on the Reset input of the SR latch										
bit 2	SRRCKE: SI	R Latch Reset	Clock Enable b	bit							
		put of SR latch has no effect o		SRCLK out of the SR la	tch						
bit 1	SRRC2E: SF	R Latch C2 Res	et Enable bit								
				rator output is I on the Reset inp		tch					
			-4 F								
bit 0	JANGIE. OF	R Latch C1 Res	et Enable bit								

查询PIC16F1826供应商 TABLE 17-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register on Page ANSELA _______ _______ ANSA4 ANSA3 ANSA2 ANSA1 ANSA0 125

ANSELA	—		—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	161
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	162
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the SR latch module.

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference

18.1 Comparator Overview


A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.


FIGURE 18-1:

SINGLE COMPARATOR



查询PIC16F1826供应商 _____FIGURE 18-2: COMPARATOR 1 MODULE SIMPLIFIED BLOCK DIAGRAM





查询PIC16F1826供应商

18.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 18-1) contain Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- · Speed/Power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 registers (see Register 18-2) contain Control bits for the following:

- Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- · CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-1 shows the output state versus input conditions, including polarity control.

TABLE 18-1:COMPARATOR OUTPUT
STATE VS. INPUT
CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	0
CxVN < CxVP	1	1

18.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

<u>查询PIC16F1826供应商</u> 18.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 29.0 "Electrical Specifications"** for more information.

18.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 20.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

18.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 20-1) for more information.

18.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

18.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- C1IN+ or C2IN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

18.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the corresponding
	TRIS bits must also be set to disable the
	output drivers.

18.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 29.0 "Electrical Specifications"** for more details.

18.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note: When the Comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.


18.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-1. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



查询PIC16F1826供应商

REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL		CxSP	CxHYS	CxSYNC
bit 7		·	•			÷	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown		at POR and BC		other Resets
'1' = Bit is set	-	'0' = Bit is cle	ared				
bit 7	•	parator Enable					
		tor is enabled a tor is disabled	and consumes	no active pow	er		
bit 6		nparator Output	bit				
		(inverted polar	<u>ity):</u>				
	1 = CxVP < 0	-					
	0 = CxVP > If CxPOL = 0	(non-inverted r	olarity).				
	1 = CxVP >	•	<u>solanty,</u>				
	0 = CxVP <	CxVN					
bit 5		parator Output I					
				Requires that t	he associated T	RIS bit be clea	red to actuall
		e pin. Not affect is internal only	ed by CXON.				
bit 4		nparator Output	Polarity Selec	t bit			
		ator output is inv	-				
		ntor output is no					
bit 3	Unimplemer	nted: Read as '	0'				
bit 2	CxSP: Comp	parator Speed/F	ower Select bi	t			
		tor operates in					
	-	tor operates in	-	-			
bit 1		nparator Hyster					
	•	ator hysteresis ator hysteresis					
bit 0		omparator Outp		s Mode bit			
		• •	•		onous to chang	ues on Timer1	clock source
		pdated on the				, • . •. ·	
		ipuatea en trie	annig cage of		Jource.		

REGISTER 18-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCł	H<1:0>			CxNC	H<1:0>
bit 7		•					bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is uncl	nanged	x = Bit is unkr	own	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	CxINTP: Cor	mparator Interru	pt on Positive	Going Edge Er	nable bits		
				n a positive goir			
	0 = No interi	rupt flag will be	set on a positi	ive going edge o	of the CxOUT b	bit	
bit 6		•		e Going Edge E			
				n a negative go	0 0		
		1 0	0	tive going edge		DIL	
bit 5-4		connects to CxIN	•	Channel Select	DIIS		
		connects to DAC		erence			
		connects to FVR					
	For C1:						
		connects to C12	IN+ pin				
	For C2: 11 = CxVP (connects to Vss					
bit 3-2		nted: Read as '					
bit 0 2 bit 1-0	•			t Channel Selec	t hits		
		connects to C12	•				
		connects to C12					
	10 = CxVN c	connects to C12	IN2- pin				
	11 = CxVN c	connecto to C10					

REGISTER 18-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
_	_	_	—	_	_	MC2OUT	MC1OUT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'
bit 1	MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC1OUT: Mirror Copy of C1OUT bit

查询PIC16F1826供应商

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
CMxCON0	CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	172
CMxCON1	CxNTP	CxINTN	CxPCH1	CxPCH0	—	—	CxNCH1	CxNCH0	173
CMOUT	_	_	_	—	—	—	MC2OUT	MC10UT	173
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	_	DACNSS	157
DACCON1	_	_	—	DACR4	DACR3	DACR2	DACR1	DACR0	157
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	138
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	124
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	_	CCP2IE ⁽¹⁾	93
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾	97
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	124
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the Comparator module.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 **19.0 TIMER0 MODULE**

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 19-1 is a block diagram of the Timer0 module.

19.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

19.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMR0 register can						
	be adjusted, in order to account for the two						
	instruction cycle delay when TMR0 is						
	written.						

19.1.2 8-BIT COUNTER MODE


In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.

FIGURE 19-1: BLOCK DIAGRAM OF THE TIMER0



© 2010 Microchip Technology Inc.

19.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

19.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

19.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 29.0 "Electrical Specifications"**.

19.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		
bit 7							bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
u = Bit is uncl	hanged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared						
bit 7	1 = All weak	eak Pull-up Ena pull-ups are dis	abled (except					
bit 6	 0 = Weak pull-ups are enabled by individual WPUx latch values INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 							
bit 5	TMR0CS: Timer0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (Fosc/4)							
bit 4	TMR0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin							
bit 3	 PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module 							
bit 2-0		escaler Rate Se						
	Bit	Value Timer0	Rate					
		000 1:2 001 1:4 010 1:8 011 1:1 100 1:3	6					

TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1 : 128

1:256

110

111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	—	—	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	320
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
TMR0	Timer0 Module Register						175*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

查询PIC16F1826供应商 NOTES:

20.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 2-bit prescaler
- Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- Selectable Gate Source Polarity

- Gate Toggle Mode
- Gate Single-pulse Mode
- Gate Value Status
- Gate Event Interrupt
- Figure 20-1 is a block diagram of the Timer1 module.




FIGURE 20-1: TIMER1 BLOCK DIAGRAM

查询PIC16F1826供应商 20.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 20-1 displays the Timer1 enable selections.

TABLE 20-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

20.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 20-2 displays the clock source selections.

20.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 Gate
- C1 or C2 comparator input to Timer1 Gate

20.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - · Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	1	Х	System Clock (FOSC)
0	0	х	Instruction Clock (Fosc/4)
1	1	х	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

TABLE 20-2: CLOCK SOURCE SELECTIONS

查询PIC16F1826供应商 **20.3 Timer1 Prescaler**

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

20.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

20.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

20.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

20.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

20.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

20.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 20-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output SYNCC2OUT (optionally Timer1 synchronized output)

^{© 2010} Microchip Technology Inc.

查询PIC16F1826供应商

20.6.2.1 I1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

20.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

20.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 18.4.1 "Comparator Output Synchronization"**.

20.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 18.4.1 "Comparator Output Synchronization"**.

20.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 20-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time as
	changing the gate polarity may result in
	indeterminate operation.

20.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.See Example 20-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 20-6 for timing details.

20.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

20.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

查询PIC16F1826供应商 20.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

20.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

20.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 23.0 "Capture/Compare/PWM Modules".

20.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 15.2.5** "Special **Event Trigger**".





FIGURE 20-2: TIMER1 INCREMENTING EDGE

查询PIC16F1826供应商 FIGURE 20-3: TIMER1 GATE ENABLE MODE TMR1GE T1GPOL T1G_IN T1G_IN T1CKI T1GVAL Timer1 N N+1 N+2 N+3 N+4

FIGURE 20-4: TIMER1 GATE TOGGLE MODE



查询PIC16F1826供应商 FIGURE 20-5: TIMER1 GATE SING	GLE-PULSE MODE
TMR1GE	
T1GSPM	
T1GG <u>O/</u> ← Set by softw DONE Counting ena rising edge of	bled on
T1G_IN	
т1СКІ	
T1GVAL	
Timer1 N	N + 1 N + 2
TMR1GIF Cleared by software	Set by hardware on falling edge of T1GVAL

查询PIC16F1826供应商 FIGURE 20-6: TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINE	D MODE
TMR1GE	
T1GPOL	
T1GSPM	
T1GTM	
T1GGO/ Set by software DONE Counting enabled on	Cleared by hardware on falling edge of T1GVAL
rising edge of T1G	
T1GVAL	
Timer1 N N + 1 N + 2 N + 3 N + 4	
Set by hardware on TMR1GIF Cleared by software falling edge of T1GVAL —	Cleared by software

查询PIC16F1826供应商 20.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 20-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>		T1OSCEN	T1SYNC		TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	 11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC) 10 = Timer1 clock source is pin or oscillator:
	<u>If T10SCEN = 0</u> :
	External clock from T1CKI pin (on the rising edge) If T1OSCEN = 1:
	Crystal oscillator on T1OSI/T1OSO pins
	01 = Timer1 clock source is system clock (Fosc)
	00 = Timer1 clock source is instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value 10 = 1:4 Prescale value
	10 - 1.4 Prescale value 01 = 1.2 Prescale value
	00 = 1:1 Prescale value
bit 3	T1OSCEN: LP Oscillator Enable Control bit
	1 = Dedicated Timer1 oscillator circuit enabled
	0 = Dedicated Timer1 oscillator circuit disabled
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit
	$\frac{\text{TMR1CS} < 1:0 > = 1X}{100}$
	 1 = Do not synchronize external clock input 0 = Synchronize external clock input with system clock (Fosc)
	<u>TMR1CS<1:0> = 0X</u>
	This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Clears Timer1 Gate flip-flop

查询PIC16F1826供应商

20.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 21-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u		
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>		
pit 7							bit		
_egend:									
R = Readable		W = Writable		•	nented bit, read				
u = Bit is unch	0	x = Bit is unki			at POR and BO		other Resets		
1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	eared by hardw	are			
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored <u>: 1</u> : counting is cont	rolled by the T	imer1 gate func ate function	ction				
pit 6	 0 = Timer1 counts regardless of Timer1 gate function T1GPOL: Timer1 Gate Polarity bit 								
	1 = Timer1 g	ate is active-hi	gh (Timer1 cou	unts when gate nts when gate i					
bit 5	T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip flop is cleared Timer1 gate flip-flop toggles on every rising edge.								
oit 4	T1GSPM: Tir	T1GSPM: Timer1 Gate Single-Pulse Mode bit							
		ate Single-Pul ate Single-Pul		abled and is cor abled	ntrolling Timer1	gate			
oit 3	T1GGO/DON	T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit							
	•	•••	•	s ready, waiting as completed o	•	started			
pit 2	T1GVAL: Timer1 Gate Current State bit								
		current state o y Timer1 Gate		ate that could b GE).	e provided to T	MR1H:TMR1L			
oit 1-0	00 = Timer1 01 = Timer0	overflow outpu	t						
	10 = Comparator 1 optionally synchronized output (SYNCC1OUT)11 = Comparator 2 optionally synchronized output (SYNCC2OUT)								

REGISTER 20-2: T1GCON: TIMER1 GATE CONTROL REGISTER

查询PIC16F1826供应商 TABLE 20-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

IADLE 20-	0. 0000								
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	130
CCP1CON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	228
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	129
TMR1H	H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								179*
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							179*	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	187
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	188

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 21.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2,
PR4, or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 21-1 for a block diagram of Timer2/4/6.

FIGURE 21-1: TIMER2/4/6 BLOCK DIAGRAM



查询PIC16F1826供应商

21.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 21.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMRx is not cleared when TxCON is written.

21.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

21.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 24.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

21.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

查询PIC16F1826供应商

	REGISTER 21-1:	TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER
--	----------------	--

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		TOUTP	S<3:0>		TMRxON	TxCKF	'S<1:0>
bit 7							bit (
Legend: R = Readab	la hit	W = Writable	hit	II – Unimplor	nented bit, read	Las (0)	
u = Bit is un		x = Bit is unkr			at POR and BO		othor Dopoto
	-				at FOR and BO	rv value at all	
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-3	TOUTPS<3:	0>: Timer Outpu	ut Postscaler S	Select bits			
	0000 = 1:1 F	=					
	0001 = 1:2 F	Postscaler					
	0010 = 1:3 F	Postscaler					
	0011 = 1:4 F						
	0100 = 1:5 F						
	0101 = 1:6 F						
	0110 = 1 :7 F						
	0111 = 1:8 F 1000 = 1:9 F						
	1000 = 1.9 i						
	1010 = 1:10						
	1011 = 1:12						
	1100 = 1:13						
	1101 = 1:14						
	1110 = 1:15						
	1111 = 1:16	Postscaler					
bit 2	TMRxON: ⊤						
	1 = Timerx i						
	0 = Timerx i						
bit 1-0		0>: Timer2-type	Clock Presca	ale Select bits			
	00 = Presca						
	01 = Presca						
	10 = Presca	ler is 16					
	11 = Presca						

查询PIC16F1826供应商

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96		
PIE3 ⁽¹⁾	_	_	CCP4IE	CCP3IE	TMR6IE		TMR4IE	_	94		
PIR3 ⁽¹⁾	—	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	98		
PR2	Timer2 Module Period Register										
PR4	Timer4 Module Period Register										
PR6	Timer6 Mod	ule Period Re	gister						191*		
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	193		
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	193		
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	193		
TMR2	Holding Register for the 8-bit TMR2 Time Base										
TMR4	Holding Register for the 8-bit TMR4 Time Base ⁽¹⁾										
TMR6	Holding Reg	ister for the 8	-bit TMR6 Tin	ne Base ⁽¹⁾					193*		

Legend: — = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 22.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal. Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- · On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 22-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





查询PIC16F1826供应商 22.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

22.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- MSSP1 SDO1 Signal (SPI Mode Only)
- MSSP2 SDO2 Signal (SPI Mode Only)
- Comparator C1 Signal
- · Comparator C2 Signal
- EUSART TX Signal
- External Signal on MDMIN1 pin
- MDBIT bit in the MDCON register

The modulator signal is selected by configuring the MDMS <3:0> bits in the MDSRC register.

22.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- Reference Clock Module Signal
- External Signal on MDCIN1 pin
- External Signal on MDCIN2 pin
- Vss

The carrier high signal is selected by configuring the MDCH <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL <3:0> bits in the MDCARL register.


22.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 22-1 through Figure 22-5 show timing diagrams of using various synchronization methods.

查询PIC16F1826供应商



EXAMPLE 22-1: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)




FIGURE 22-3: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)

Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	CARH / both CARL / CARH / both CARL

查询PIC16F1826	
FIGURE 22-4:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State	
FIGURE 22-5:	FULL SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	

1.1

CARL

CARH

/CARL

 \rightarrow

Falling edges

used to sync

CARH

Modulator (MOD)

MDCHSYNC = 1 MDCLSYNC = 1

> Active Carrier State

查询PIC16F1826供应商 22.5 CARRIER SOURCE

22.5 CARRIER SOURCE POLARITY SELECT

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

22.6 CARRIER SOURCE PIN DISABLE

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

22.7 PROGRAMMABLE MODULATOR DATA

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

22.8 MODULATOR SOURCE PIN DISABLE

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

22.9 MODULATED OUTPUT POLARITY

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

22.10 SLEW RATE CONTROL

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

22.11 OPERATION IN SLEEP MODE

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

22.12 Effects of a Reset

Upon any device Reset, the Data Signal Modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

查询PIC16F1826供应商

REGISTER 22-1: MDCON: MODULATION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R-0/0	U-0	U-0	R/W-0/0		
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	_	MDBIT		
bit 7							bit 0		
Legend:									
R = Readable	hit	W = Writable	hit		montod bit road	aa 'O'			
				•	mented bit, read				
u = Bit is uncl	•	x = Bit is unk		-n/n = value a	at POR and BOF	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7		lator Module E							
		or module is en		• • •	als				
		or module is dis		•					
bit 6		lator Module F	•	ble bit					
		or pin output er							
		or pin output di							
bit 5		OUT Pin Slew	•						
		pin slew rate li							
		pin slew rate li	0						
bit 4		odulator Outpu	-	ct bit					
		or output signal							
		or output signal		2					
bit 3	MDOUT: Modulator Output bit								
		current output		odulator modu	le. ⁽¹⁾				
bit 2-1	Unimplemen	ted: Read as '	0'						
bit 0	MDBIT: Allow	s software to r	nanually set m	odulation sour	rce input to modu	ıle ⁽²⁾			
Note 1: Th	e modulated ou	tout frequency	can be greate	r and asynchro	onous from the c	lock that und	ates this		

Note 1: The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

查询PIC16F1826供应商

R/W-x/u	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
MDMSODIS — — — —					MDMS	6<3:0>				
bit 7		·		•			bit (
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets			
'1' = Bit is se	et	'0' = Bit is clea	ared							
bit 7	MDMSODIS:	Modulation So	urce Output	Disable						
	1 = Output s	ignal driving the	e peripheral (output pin (selec	ted by MDMS<	:3:0>) is disable	ed			
	0 = Output s	ignal driving the	e peripheral (output pin (selec	ted by MDMS<	:3:0>) is enable	d			
bit 6-4	Unimplemer	nted: Read as '	0'							
bit 3-0	MDMS<3:0> Modulation Source Selection bits									
	1111 = Res	erved. No chai	nnel connect	ed.						
	1110 = Res	erved. No chai	nnel connect	ed.						
		erved. No chai								
		erved. No chai								
		erved. No chai		ed.						
		SART TX outpu [.] SP2 SDOx outp								
		SP1 SDOx outp								
		nparator2 outpu								
		nparator1 outpu								
	0101 = CCF	0101 = CCP4 output (PWM Output mode only)								
		0100 = CCP3 output (PWM Output mode only)								
		P2 output (PWN								
	0010 = CCF 0001 = MDI		I Output mod	ue only)						

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

查询PIC16F1826供应商

REGISTER 22-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDCHODIS	MDCHPOL	MDCHSYNC			MDCH	1<3:0>	
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, rea						as '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clear	red				
bit 7		Madulatar Lligh	Corrier Out	nut Diachla			
DIL 7		Modulator High ignal driving the		•		2.02) is disable	od
		ignal driving the					
bit 6	-	Modulator High (,	
	1 = Selected	l high carrier sigr	nal is inverte	ed			
	0 = Selected	l high carrier sigr	nal is not inv	verted			
bit 5		: Modulator High					
	1 = Modulate low time	or waits for a fall	ing edge or	n the high time o	carrier signal be	efore allowing a	a switch to the
		or Output is not s	vnchronize	d to the high tim	ne carrier signal	(1)	
bit 4		ted: Read as '0	•	5	0		
bit 3-0	-	Modulator Data		r Selection bits	(1)		
		erved. No chani					
	•						
	•						
	1000 = Res	erved. No chani	nel connect	ed.			
		P4 output (PWM					
		P3 output (PWM P2 output (PWM					
		P1 output (PWM					
	0011 = Refe	erence Clock mo					
	0010 = MD0						
	0001 = MD0 0000 = Vss						
	0000 V00						

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

查询PIC16F1826供应商

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
MDCLODIS	MDCLPOL	MDCLSYNC			MDCL	_<3:0>			
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable bi	t	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set	-	'0' = Bit is clear	ed						
bit 7	MDCLODIS:	Modulator Low C	arrier Out	put Disable					
	1 = Output si is disable	gnal driving the p ed	peripheral o	output pin (selec	-		C C		
	0 = Output si is enable	gnal driving the p d	eripheral (output pin (selec	ted by MDCL<3	3:0> of the MD0	CARL registe		
bit 6	MDCLPOL: Modulator Low Carrier Polarity Select bit								
		low carrier signation low carrier signation							
bit 5		Modulator Low (abla hit				
DIL D		or waits for a fallin				e allowing a sw	itch to the hig		
	time carr	ier					0		
	0 = Modulato	or Output is not s	ynchronize	ed to the low time	e carrier signal ⁽	1)			
bit 4	-	ted: Read as '0'							
bit 3-0	MDCL<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾								
	1111 = Res	erved. No chann	el connect	ted.					
	•								
	•								
		erved. No chann							
	0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only)								
		2 output (PWM 0 2 output (PWM 0							
		2 output (PWM (
	0011 = Refe	erence Clock mod							
	0010 = MD0								
	0001 = MDC	JIN1 port pin							

REGISTER 22-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	—	MDCH<3:0>				202
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL<3:0>			203	
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	_	MDBIT	200
MDSRC	MDMSODIS	—	—	—	MDMS<3:0>				201

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

^{© 2010} Microchip Technology Inc.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 23.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains two Enhanced Capture/Compare/PWM modules (ECCP1 and ECCP2,) and two standard Capture/Compare/PWM modules (CCP3 and CCP4).

The Capture and Compare functions are identical for all four CCP modules (ECCP1, ECCP2, CCP3, and CCP4). The only differences between CCP modules are in the Pulse-Width Modulation (PWM) function. The standard PWM function is identical in modules, CCP3 and CCP4. In CCP modules ECCP1 and ECCP2, the Enhanced PWM function has slight variations from one another. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. See Table 23-1 for more information.

Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.

2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, CCP3 and CCP4. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

TABLE 23-1:PWM RESOURCES

Device Name	ECCP1	ECCP2	CCP3	CCP4
PIC16F/LF1826	Enhanced PWM Full-Bridge	Not Available	Not Available	Not Available
PIC16F/LF1827	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM

查询PIC16F1826供应商 23.1 Capture Mode

The Capture mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 23-1 shows a simplified diagram of the Capture operation.


23.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON0 or APFCON1 register. Refer to **Section 12.1** "Alternate Pin Function" for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 23-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



23.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See **Section 20.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

23.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock
	(Fosc) should not be used in Capture
	mode. In order for Capture mode to
	recognize the trigger event on the CCPx
	pin, Timer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

23.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 12-1 demonstrates the code to perform this function.

EXAMPLE 23-1:	CHANGING BETWEEN
	CAPTURE PRESCALERS

BANKSEL	CCPxCON	;Set Bank bits to point
		;to CCPxCON
CLRF	CCPxCON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value

查询PIC16F1826供应商 23.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

When Timer1 is clocked by FOSC/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

23.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the Alternate Pin Function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽²⁾	CCP2SEL ⁽²⁾	P1DSEL	P1CSEL	CCP1SEL	122	
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	228	
CCPRxL	Capture/Cor	Capture/Compare/PWM Register x Low Byte (LSB)								
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	B)				206*	
CMxCON0	CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	172	
CMxCON1	CxINTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0	173	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92	
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	—	CCP2IE ⁽²⁾	93	
PIE3 ⁽²⁾	—	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	94	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96	
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	—	CCP2IF ⁽²⁾	97	
PIR3 ⁽²⁾	—	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	98	
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	187	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	188	
TMR1L	Holding Reg	gister for the	Least Signifi	cant Byte of t	he 16-bit TMR1 F	Register		•	179*	
TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	ne 16-bit TMR1 R	legister			179*	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129	

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by Capture mode.

* Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

查询PIC16F1826供应商 23.2 Compare Mode

The Compare mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- · Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 23-2 shows a simplified diagram of the Compare operation.

FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



23.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.


Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

23.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See **Section 23.2.2 "Timer1 Mode Resource"** for more information on configuring Timer1.



23.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

23.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

TABLE 23-3: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F/LF1826	ECCP1
PIC16F/LF1827	CCP4

Refer to **Section 15.2.5 "Special Event Trigger"** for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

查询PIC16F1826供应商 23.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

23.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽²⁾	CCP2SEL ⁽²⁾	P1DSEL	P1CSEL	CCP1SEL	122
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	228
CCPRxL		ompare/PWM Register x Low Byte (LSB)							
CCPRxH		mpare/PWM	-		,				206* 206*
CM1CON0	C10N	C10UT	C10E	C1POL	, 	C1SP	C1HYS	C1SYNC	172
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1	C1NCH0	173
CM2CON0	C2ON	C2OUT	C2OE	C2POL		C2SP	C2HYS	C2SYNC	172
CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0		_	C2NCH1	C2NCH0	173
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	92
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽²⁾	93
PIE3 ⁽²⁾	—	_	CCP4IE	CCP3IE	TMR6IE		TMR4IE	—	94
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	96
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF		-	CCP2IF ⁽²⁾	97
PIR3 ⁽²⁾	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	98
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC		TMR10N	187
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	188
TMR1L	Holding Reg	gister for the	Least Signific	cant Byte of t	he 16-bit TMR1 I	Register			179*
TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	ne 16-bit TMR1 F	Register			179*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

TABLE 23-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by Compare mode.

* Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

查询PIC16F1826供应商 23.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 23-3 shows a typical waveform of the PWM signal.

23.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.

The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:


- PRx registers
- TxCON registers
- CCPRxL registers
- CCPxCON registers

Figure 23-4 shows a simplified block diagram of PWM operation.

Note 1:	The corresponding TRIS bit must be							
	cleared to enable the PWM output on the							
	CCPx pin.							


2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

FIGURE 23-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



查询PIC16F1826供应商 23.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PRx register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2/4/6:
 - Select the Timer2/4/6 resource to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRS register.
 - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
 - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
 - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMRxIF bit of the PIRx register is set. See Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

23.3.3 TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRS register selects which Timer2/4/6 timer is used.

23.3.4 PWM PERIOD

The PWM period is specified by the PRx register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 12-1.

EQUATION 23-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note:	The Timer postscaler (see Section 21.1							
	"Timer2/4/6 Operation") is not used in the							
	determination of the PWM frequency.							

23.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 12-2 is used to calculate the PWM pulse width.

Equation 12-3 is used to calculate the PWM duty cycle ratio.

EQUATION 23-2: PULSE WIDTH

Pulse Width = (CCPRxL:CCPxCON < 5:4>) •

TOSC • (TMRx Prescale Value)

EQUATION 23-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 23-4).

查询PIC16F1826供应商 23.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 12-4.

EQUATION 23-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 23-5:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

查询PIC16F1826供应商 23.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

23.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

23.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

23.3.10 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽²⁾	CCP2SEL ⁽²⁾	P1DSEL	P1CSEL	CCP1SEL	122
CCPxCON	PxM1 ⁽¹⁾	PxM0 ⁽¹⁾	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	228
CCPxAS	CCPxASE	CCPxAS2	CCPxAS1	CCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0	230
CCPTMRS	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	229
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PRx	Timerx Perio	d Register							191*
PSTRxCON	_	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	232
PWMxCON	PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	231
TxCON	_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	193
TMRx	Timerx Modu	le Register							191*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

TABLE 23-8: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the PWM. * Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

<u>查询PIC16F1826供应商</u> 23.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · CCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward Mode
- Full-Bridge PWM, Reverse Mode
- Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 23-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Figure 23-8 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.




FIGURE 23-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

查询PIC16F1826供应商

TABLE 23-9: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: PWM Steering enables outputs in Single mode.

EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH **FIGURE 23-6:** STATE)

PxM<1:0>	Signal	0 ◀ Pulse Width	PRX+1	
			── Period ──►	
00 (Single Output)	PxA Modulated	 Delay	Delaý	
	PxA Modulated			
10 (Half-Bridge)	PxB Modulated			
	PxA Active	· · ·		
(Full-Bridge,	PxB Inactive	-	1 1 1 1 1 1	
⁰¹ Forward)	PxC Inactive			
	PxD Modulated			
	PxA Inactive		1 1 1 1 1	
(Full-Bridge,	PxB Modulated	:		
Reverse)	PxC Active	· · ·		
	PxD Inactive	- I I - I		

Period = 4 * Tosc * (PRx + 1) * (TMRx Prescale Value)
Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

查询PIC16F1826供应商

FIGURE 23-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

«M<	1:0>	Signal		Pulse Width	► Period	PRx+1
00	(Single Output)	PxA Modulated				
		PxA Modulated	 Delay]	⊲ ► Delay	
10	(Half-Bridge)	PxB Modulated	Delay			
		PxA Active	- :		· ·	
01	(Full-Bridge, Forward)	PxB Inactive	_ ;		1 1 1	1 1 1
	i oiwaid)	PxC Inactive				
		PxD Modulated				
		PxA Inactive	i		1 1 1	
11	(Full-Bridge, Reverse)	PxB Modulated _				
	Reverse)	PxC Active	— ; — <u>· · · · · · · · · · · · · · · · · · ·</u>		1 1 1	· · · · · · · · · · · · · · · · · · ·
		PxD Inactive	_ <u> </u>		 	

Period = 4 * Tosc * (PRx + 1) * (TMRx Prescale Value)
Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

查询PIC16F1826供应商 23.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 23-9). This mode can be used for Half-Bridge applications, as shown in Figure 23-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 23.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 23-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 23-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



查询PIC16F1826供应商 23.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.

In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.


In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-12.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION



查询PIC16F1826供应商 FIGURE 23-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT



查询PIC16F1826供应商

23.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 23-13 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

FIGURE 23-12: EXAMPLE OF PWM DIRECTION CHANGE



- **Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
 - 2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.

查询PIC16F1826供应商



查询PIC16F1826供应商 23.4.3 ENHANCED PWM

AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- A logic '1' on a Comparator (Cx) output

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 12.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

- Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
 - Writing to the CCPxASE bit of the CCPxAS register is disabled while an auto-shutdown condition persists.
 - 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.
 - 4: Prior to an auto-shutdown event caused by a comparator output or INT pin event, a software shutdown can be triggered in firmware by setting the CCPxASE bit of the CCPxAS register to '1'. The Auto-Restart feature tracks the active status of a shutdown caused by a comparator output or INT pin event only. If it is enabled at this time, it will immediately clear this bit and restart the ECCP module at the beginning of the next PWM period.





FIGURE 23-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PXRSEN = 0)

查询PIC16F1826供应商 23.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register. If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.



查询PIC16F1826供应商

23.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 23-16 for illustration. The lower seven bits of the associated PWMxCON register (Figure 23-4) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

FIGURE 23-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 23-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



查询PIC16F1826供应商 23.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Register 23-5.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 12.4.3 "Enhanced PWM Auto-shutdown mode"**. An auto-shutdown event will only affect pins that have PWM outputs enabled.

FIGURE 23-18: SIMPLIFIED STEERING BLOCK DIAGRAM



查询PIC16F1826供应商

23.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 12-19 and 12-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

23.4.7 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.

The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

23.4.8 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

FIGURE 23-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRxSYNC = 0)





FIGURE 23-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRxSYNC = 1)



查询PIC16F1826供应商 TABLE 23-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽²⁾	CCP2SEL ⁽²⁾	P1DSEL	P1CSEL	CCP1SEL	122
CCPxCON	PxM<	1:0> ⁽¹⁾	DCxB	<1:0>		CCPx	/<3:0>		228
CCPxAS	CCPxASE	(CCPxAS<2:0	>	PSSxA	C<1:0>	PSSxB	D<1:0>	230
CCPTMRS	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	EL<1:0>	229
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	92
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	_	—	CCP2IE	93
PIE3	—	—	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	94
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	96
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	_	—	CCP2IF	97
PIR3	—	—	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	98
PR2	Timer2 Peric	d Register							191*
PR4	Timer4 Modu	ule Period Re	gister						191*
PR6	Timer6 Modu	ule Period Re	gister						191*
PSTRxCON	_	—	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	232
PWMxCON	PxRSEN				PxDC<6:0>				231
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	193
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	193
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	193
TMR2	Holding Register for the 8-bit TMR2 Time Base								191*
TMR4	Holding Reg	ister for the 8	-bit TMR4 Tin	ne Base ⁽¹⁾					191*
TMR6		ister for the 8							191*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

查询PIC16F1826供应商

REGISTER 23-1: CCPxCON: CCPx CONTROL REGISTER

	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
PxM<	<1:0> ⁽¹⁾	DCxE	8<1:0>		CCPx	M<3:0>					
bit 7							bit				
Legend:											
R = Readable b	pit	W = Writable bi	t	U = Unimpleme	ented bit, read as	s 'O'					
u = Bit is uncha	inged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/	/alue at all other	Reset				
'1' = Bit is set		'0' = Bit is clear	ed								
bit 7-6	PxM<1:0>: Er	nhanced PWM Ou	Itput Configura	tion bits ⁽¹⁾							
	<u>Capture mode</u> Unused										
	<u>Compare mod</u> Unused	<u>e:</u>									
	If CCPxM<3:2	> = 00, 01, 10:									
	xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins										
	If CCPxM<3:2										
	0		, ,	C, PxD assigned a sted: PxA active: P		2					
	 Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins 										
	11 = Full-Bri	idge output revers	ited; PxC active; P	xA, PxD inactive	e						
bit 5-4	DCxB<1:0>: F	PWM Duty Cycle I	_east Significar	nt bits							
	<u>Capture mode</u> Unused	<u>:</u>									
	Compare mode:										
	Unused										
	<u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.										
			•	cycle. The eight M	Sps are found in	CCPRXL.					
bit 3-0		ECCPx Mode Se									
	0000 = Capt 0001 = Rese	ure/Compare/PW	M off (resets E	CCPx module)							
		pare mode: toggle	e output on mai	tch							
	0011 = Rese		o alpar on ma								
	0100 = Capt	ure mode: every f	alling edge								
		ure mode: every r									
	•	ure mode: every 4	0 0								
	0111 = Capture mode: every 16th rising edge										
	1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)										
	1001 = Com	pare mode: initiali	ze ECCPx pin	high; clear output	on compare mat	ch (set CCPxIF)					
				terrupt only; ECCI	•		5005211				
	1011 = Compare mode: Special Event Trigger (ECCPx resets TMR1 or TMR3, sets CCPxIF bit, ECCP2 trigge also starts A/D conversion if A/D module is enabled) ⁽¹⁾										
	CCP Modules	only:									
	11xx = PW										
	ECCP Module										
			-	xB, PxD active-hig							
			•	xB, PxD active-low							
		mode Pra Pri	active-low. Pv	B, PxD active-higl	า						

Note 1: These bits are not implemented on CCP<4:3>.

查询PIC16F1826供应商

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 C4TSEL<1:0> C3TSEL<1:0> C1TSEL<1:0> C2TSEL<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7-6 C4TSEL<1:0>: CCP4 Timer Selection 00 = CCP4 is based off Timer 2 in PWM Mode 01 = CCP4 is based off Timer 4 in PWM Mode 10 = CCP4 is based off Timer 6 in PWM Mode 11 = Reserved bit 5-4 C3TSEL<1:0>: CCP3 Timer Selection 00 = CCP3 is based off Timer 2 in PWM Mode 01 = CCP3 is based off Timer 4 in PWM Mode 10 = CCP3 is based off Timer 6 in PWM Mode 11 = Reserved bit 3-2 C2TSEL<1:0>: CCP2 Timer Selection 00 = CCP2 is based off Timer 2 in PWM Mode 01 = CCP2 is based off Timer 4 in PWM Mode 10 = CCP2 is based off Timer 6 in PWM Mode 11 = Reserved bit 1-0 C1TSEL<1:0>: CCP1 Timer Selection 00 = CCP1 is based off Timer 2 in PWM Mode 01 = CCP1 is based off Timer 4 in PWM Mode

REGISTER 23-2: CCPTMRS: PWM TIMER SELECTION CONTROL REGISTER

- 10 = CCP1 is based off Timer 6 in PWM Mode
- 11 = Reserved

查询PIC16F1826供应商

REGISTER 23-3: CCPxAS: CCPx AUTO-SHUTDOWN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCPxASE		CCPxAS<2:0>		PSSxA	\C<1:0>	PSSxB	D<1:0>
bit 7						•	bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncl	hanged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
h it 7	000-405-						
bit 7		CCPx Auto-Shut					
		own event has o utputs are opera		k outputs are in	Shutdown State	e	
bit 6-4	CCxPAS<2:	:0>: CCPx Auto-	Shutdown Sou	urce Select bits	i		
		shutdown is disa					
		parator C1 outpu					
		parator C2 outpur r Comparator C1					
	100 = VIL or		or oz nign				
	101 = VIL or	n INT pin or Com	parator C1 hig	gh ⁽¹⁾			
		n INT pin or Com			o . · · . (1)		
		n INT pin or Com		•	•		
bit 3-2		:0>: Pins PxA an		own State Cont	rol bits		
		oins PxA and Px0 oins PxA and Px0					
		xA and PxC tri-st					
bit 1-0	PSSxBD<1:	:0>: Pins PxB an	d PxD Shutdo	wn State Contr	ol bits		
	00 = Drive p	oins PxB and PxE	O to '0'				
		oins PxB and PxI					
	1x = Pins P	xB and PxD tri-st	tate				
Note 1: If (CxSYNC is en:	abled, the shutdo	wn will he de	laved by Timer	1		

Note 1: If CxSYNC is enabled, the shutdown will be delayed by Timer1.

查询PIC16F1826供应商

REGISTER 23-4: PWMxCON: ENHANCED PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxRSEN				PxDC<6:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	t POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7	PxRSEN: PWM Restart Enable bit
	 1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
	0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM
bit 6-0	PxDC<6:0>: PWM Delay Count bits
	PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

查询PIC16F1826供应商

REGISTER 23-5: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1					
	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA					
bit 7							bit (
Legend:	1. 1.1		1.11									
R = Readab		W = Writable			nented bit, read							
u = Bit is und	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets					
'1' = Bit is se	et	'0' = Bit is cle	eared									
bit 7-5	Unimplemer	nted: Read as	' 0 '									
bit 4	STRxSYNC:	Steering Synd	: bit									
	1 = Output st	teering update	occurs on next	PWM period								
	0 = Output st	teering update	occurs at the be	eginning of the	instruction cyc	le boundary						
bit 3	STRxD: Stee	ering Enable bi	t D									
	1 = PxD pin I	has the PWM	waveform with p	olarity control	from CCPxM<1	1:0>						
	0 = PxD pin i	is assigned to	port pin									
bit 2	STRxC: Stee	ering Enable bi	t C									
	1 = PxC pin I	has the PWM	waveform with p	olarity control	from CCPxM<1	1:0>						
	0 = PxC pin i	is assigned to	port pin									
bit 1	STRxB: Stee	ering Enable bi	t B									
	1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0>											
	0 = PxB pin is assigned to port pin											
bit 0	STRxA: Stee	ering Enable bi	t A									
	1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0>											
	$\perp = PXA pIII I$			olarity control	0 = PxA pin is assigned to port pin							

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

查询PIC16F1826供应商

24.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

24.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 24-1 is a block diagram of the SPI interface module.

FIGURE 24-1: MSSPX BLOCK DIAGRAM (SPI MODE)



查询PIC16F1826供应商

The I²C interface supports the following modes and features:


- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- Limited Multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 24-2 is a block diagram of the I^2C interface module in Master mode. Figure 24-3 is a diagram of the I^2C interface module in Slave mode.

The PIC16F1827 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
 - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 24-2: MSSPX BLOCK DIAGRAM (I²C[™] MASTER MODE)





查询PIC16F1826供应商 24.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 24-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 24-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 24-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register.

During each SPI clock cycle, a full duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on

it's SDOx pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDOx pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:


- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

查询PIC16F1826供应商

FIGURE 24-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



24.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STA-TUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 24.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

查询PIC16F1826供应商 24.2.2 SPIMODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSPxEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- · SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the **SSPxBUF** reaister durina transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.




FIGURE 24-5: SPI MASTER/SLAVE CONNECTION

查询PIC16F1826供应商 24.2.3 SPIMASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8 and Figure 24-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 24-6: SPI MODE WAVEFORM (MASTER MODE)



查询PIC16F1826供应商 24.2.4 SPISLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

24.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 24-7 shows the block diagram of a typical Daisy-Chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

24.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.


The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100).

When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SSx} pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.







FIGURE 24-8: SLAVE SELECT SYNCHRONOUS WAVEFORM

查询PIC16F1826供应商

FIGURE 24-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

SSx	Ń										
Optional	1									1	·
SCKx (CKP = 0 CKE = 0)	1 1 1										1 1 1 1
SCKx (CKP = 1 CKE = 0)	1 1 1 1										 1 1 1
Write to SSPxBUF Valid	1 1 1 1					1 1 1 1		1 1 1 1	 		
SDOx		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	\mathbf{X}	bit 0	
SDIx		bit 7	\sim	\sim	\sim	\sim		\sim	bit	t 0	1 1
Input Sample	1 1 1	↑	↑	1	1	1	≜	1	4	<u> </u>	
	I I I	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	 		
SSPxIF Interrupt Flag	1 1 <u>1</u> 1	1 1 4 1	1 1 1 1	1 1 1 1	1 1 1	1 1 1 1	1 1 1 1	1 1 1	· · ·		
SSPxSR to SSPxBUF	1 1 1	· ·	, , 		, , ,	1 1 1	1 1 1	ı •	· · ·	<u> </u>	
	ı		•	•	•	•		•	• •		
Write Collision		_									
detection active											

FIGURE 24-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



查询PIC16F1826供应商

24.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122
ANSELA	_	_	-	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	130
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
SSPxBUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				237*
SSPxCON1	WCOL	SSPxOV	SSPxEN	СКР	SSPxM3	SSPxM2	SSPxM1	SSPxM0	283
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	285
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	282
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

TABLE 24-1 :	SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION
---------------------	--

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSPx in SPI mode.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 24.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I²C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A Slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 24-11 shows the block diagram of the MSSPx module when operating in I^2C Mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 24-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 24-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overline{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

查询PIC16F1826供应商

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

24.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of Clock Stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

24.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with it's original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

查询PIC16F1826供应商 24.4 I²C MODE OPERATION

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

24.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a Master to a Slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

24.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips I^2C specification.

24.4.3 SDAX AND SCLX PINS

Selection of any I²C mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note:	Data is tied to output zero when an I ² C mode
	is enabled.

24.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 24-2: I²C BUS TERMS

IADLE 24-2.	I C BUS IERIVIS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.

查询PIC16F1826供应商 24.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 24-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I²C Specification that states no bus collision can occur on a Start.

24.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low-to-high state while the SCLx line is high.

Note: At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

24.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.


24.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.









查询PIC16F1826供应商 24.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

24.5 I²C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

24.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 24-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 24-5) affects the address matching process. See **Section 24.5.9** "SSPx Mask Register" for more information.

24.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

24.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

查询PIC16F1826供应商 24.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPx-BUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPx-STAT register is set, or bit SSPxOV bit of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 24-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 24.2.3 "SPI Master Mode"** for more detail.

24.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I²C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 24-13 and Figure 24-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPx-BUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPx-BUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

24.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 24-15 displays a module using both address and data holding. Figure 24-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.


10. Slave clears SSPxIF.


Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









查询PIC16F1826供应商 24.5.3 SLAVE IRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 24.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


24.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

24.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 24-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



查询PIC16F1826供应商

24.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 24-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPx-STAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPx-BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



© 2010 Microchip Technology Inc.

Preliminary

查询PIC16F1826供应商

24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C Slave in 10-bit Addressing mode.

Figure 24-19 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I²C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the Slave; UA bit is set.


Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSPxIF is set.
- Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slaves ACK on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 24-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 24-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







查询PIC16F1826供应商 24.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

24.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- **Note 1:** The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

24.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not							
	stretch the clock if the second address byte							
	did not match.							

24.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

24.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 24-22).




FIGURE 24-23: CLOCK SYNCHRONIZATION TIMING

查询PIC16F1826供应商 24.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I^2C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 24-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





24.5.9 SSPX MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 24-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

查询PIC16F1826供应商 24.6 PC MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
- Note 1: The MSSPx module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

24.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section 24.7** "**Baud Rate Generator**" for more detail.

查询PIC16F1826供应商 24.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 24-25).

FIGURE 24-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



24.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

Note:	Because queueing of events is not							
	allowed, writing to the lower 5 bits of							
	SSPxCON2 is disabled until the Start							
	condition is complete.							

查询PIC16F1826供应商


24.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPx-ADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

FIGURE 24-26: FIRST START BIT TIMING

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.




查询PIC16F1826供应商 24.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 24-27: REPEAT START CONDITION WAVEFORM



查询PIC16F1826供应商 24.6.6 1²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 24-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

24.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

24.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


WCOL must be cleared by software before the next transmission.

24.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overrightarrow{ACK} = 0$) and is set when the slave does not Acknowledge ($\overrightarrow{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

24.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



查询PIC16F1826供应商

24.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle							
	state before the RCEN bit is set or the							
	RCEN bit will be disregarded.							

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


24.6.7.2 SSPxOV Status Flag

In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

24.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur). 24.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



查询PIC16F1826供应商

24.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 24-29).

24.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


24.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 24-30).


24.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 24-30: ACKNOWLEDGE SEQUENCE WAVEFORM



查询PIC16F1826供应商 FIGURE 24-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



24.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

24.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I²C port to its Idle state (Figure 24-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

查询PIC16F1826供应商

FIGURE 24-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



查询PIC16F1826供应商

24.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 24-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 24-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:


- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 24-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 24-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 24-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)



查询PIC16F1826供应商

FIGURE 24-34: BUS COLLISION DURING START CONDITION (SCLX = 0)





FIGURE 24-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



查询PIC16F1826供应商

24.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 24-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 24-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 24-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







查询PIC16F1826供应商

24.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 24-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 24-38).

FIGURE 24-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



查询PIC16F1826供应商 TABLE 24-3: REGISTERS ASSOCIATED WITH I²C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE ⁽¹⁾	93
PIE4 ⁽¹⁾	_	_	_	_	_	_	BCL2IE	SSP2IE	95
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF ⁽¹⁾	97
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	99
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129
SSPxADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	286
SSPxBUF	MSSPx Rece	eive Buffer/Tra	ansmit Registe	er					237*
SSPxCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	283
SSPxCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	284
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	285
SSPxMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	286
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	282

Legend: -= unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I²C™ mode. * Page provides register information.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 24.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 24-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.



$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 24-4: MSSPX CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

查询PIC16F1826供应商 24.7.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

查询PIC16F1826供应商

REGISTER 24-1: SSPxSTAT: SSPx STATUS REGISTER

SMP bit 7	CKE									
bit 7	UKL	D/A	Р	S	R/W	UA	BF			
NIC /			•		•	·	bit 0			
Legend:										
R = Readable bit		W = Writable bi	t	U = Unimplem	ented bit, read as	· '0'				
u = Bit is unchang	ged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/	alue at all other l	Resets			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7	SMP: SPI Data	Input Sample bi	t							
	SPI Master mod	<u>de:</u> ampled at end c	f data output ti	m 0						
	•	ampled at middl	•							
	SPI Slave mode	<u>.</u>								
	•	leared when SP	is used in Slav	re mode						
	$\frac{\ln l^2 C}{1}$ Master of $\frac{1}{2}$		or standard so	ed mode (100 k	Hz and 1 MHz)					
		control enabled f	•							
bit 6	CKE: SPI Clock	Edge Select bit	(SPI mode onl	y)						
	In SPI Master o									
	1 = Transmit occurs on transition from active to Idle clock state									
	0 = Transmit occurs on transition from Idle to active clock state									
	In I ² C [™] mode only: 1 = Enable input logic so that thresholds are compliant with SM bus [™] specification									
		bus™ specific i	•							
bit 5		ess bit (I ² C mod								
		•		smitted was data smitted was add						
	P: Stop bit	at the last byter			1633					
	(I ² C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.)									
	1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)									
	0 = Stop bit was	s not detected la	st							
bit 3	S: Start bit									
	I ² C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.)									
	 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset) 0 = Start bit was not detected last 									
bit 2	_	bit information		<i>(</i>)						
	This bit holds th	e R/W bit inform	atio <u>n foll</u> owing t		natch. This bit is o	only valid from the	e address match			
	This bit holds the RW bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit, or not ACK bit.									
	$ln l^2 C Slave model1 = Read$	de:								
	0 = Write									
	In I ² C Master m									
	1 = Transmit is	s in progress s not in progress								
				CEN or ACKEN	will indicate if the	MSSPx is in Idle	mode.			
		dress bit (10-bit								
	1 = Indicates that the user needs to update the address in the SSPxADD register									
		es not need to b	e updated							
bit 0	BF: Buffer Full									
		nplete, SSPxBU	F is full							
	0 = Receive not	t complete, SSP								
	Transmit (I ² C m	iode only):								
					op bits), SSPxBL b bits), SSPxBUF					

查询PIC16F1826供应商

REGISTER 24-2: SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/	/0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
WCOL	SSPxOV	SSPxEN	CKP		SSPx	M<3:0>				
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable bit		U = Unimplement						
u = Bit is uncl	hanged	x = Bit is unknow	า	-n/n = Value at PO	OR and BOR/Value	at all other Resets				
'1' = Bit is set		'0' = Bit is cleared	1	HS = Bit is set by	hardware	C = User cleared				
bit 7	0 = No collisior <u>Slave mode:</u>	ne SSPxBUF registo 1 UF register is written	·	I while the I ² C™ con smitting the previous v			on to be started			
bit 6	SSPxOV: Receiv In SPI mode: 1 = A new byte Overflow ca setting over SSPxBUF r 0 = No overflow In I ² C mode: 1 = A byte is re	 SSPxOV: Receive Overflow Indicator bit⁽¹⁾ In SPI mode: A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software). No overflow No overflow I = A byte is received while the SSPxBUF register is still holding the previous byte. SSPxOV is a "don't care" in Transmit mode (must be cleared in software). 								
bit 5	In both modes, w In <u>SPI mode:</u> 1 = Enables set 0 = Disables set <u>In I²C mode:</u> 1 = Enables the	 SSPxEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In SPI mode: 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins In I²C mode: 1 = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins⁽³⁾ 								
bit 4	In <u>SPI mode</u> : 1 = Idle state for 0 = Idle state for <u>In I²C Slave mod</u> SCLx release co 1 = Enable clock 0 = Holds clock I	 0 = Disables serial port and configures these pins as I/O port pins CKP: Clock Polarity Select bit In SPI mode: 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level In I²C Slave mode: SCLx release control 1 = Enable clock 0 = Holds clock low (clock stretch). (Used to ensure data setup time.) In I²C Master mode: 								
bit 3-0	0000 = SPI Masi 0001 = SPI Masi 0010 = SPI Masi 0010 = SPI Masi 0100 = SPI Slav 0101 = SPI Slav $0101 = I^2C Slave$ $1000 = I^2C Slave$ 1001 = Reserver 1010 = SPI Masi $1011 = I^2C firmw$ 1100 = Reserver 1101 = Reserver 1101 = Reserver 1101 = Reserver 1101 = Reserver	e mode, 7-bit addres e mode, 10-bit addre er mode, clock = Fo d er mode, clock = Fo vare controlled Mast d e mode, 7-bit addres	DSC/4 DSC/16 DSC/64 WR2 output/2 Kx pin, <u>SSx</u> pin of Kx pin, <u>SSx</u> pin of SS DSC / (4 * (SSPxA DSC/(4 * (SSPxAl ter mode (Slave i SS with Start and	control enabled control disabled, SS DD+1)) ⁽⁴⁾ DD+1)) ⁽⁵⁾	nabled	O pin				
	In Master mode, the ov When enabled, these p When enabled, the SD/ SSPxADD values of 0, SSPxADD values of 0, is	erflow bit is not set ins must be properl Ax and SCLx pins n 1 or 2 are not suppo	since each new r y configured as in nust be configure orted for I ² C™ m	eception (and transm nput or output. d as inputs. ode.		by writing to the SS	PxBUF register.			

5: SSPxADD value of 0 is not supported. Use SSPxM = 0000 instead.

查询PIC16F1826供应商

REGISTER 24-3: SSPxCON2: SSPx CONTROL REGISTER 2

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0			
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7	L			I		l	bit (
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'				
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is s	et	'0' = Bit is cle	eared	HC = Cleared	d by hardware	S = User set				
bit 7		eral Call Enable	•	• •						
		•	•	ddress (0x00 d	or 00h) is receiv	ed in the SSP	ŚR			
h:+ C		call address dis								
bit 6		kknowledge Si edge was not r		mode only)						
		 1 = Acknowledge was not received 0 = Acknowledge was received 								
bit 5	ACKDT: Ack	nowledge Data	a bit (in I ² C mod	de only)						
	In Receive m	node:	-							
			hen the user initiates an Acknowledge sequence at the end of a receive							
	1 = Not Ackr	5								
hit 1	0 = Acknowle	•	uanaa Enabla	hit (in 120 Maa	tor mode only)					
bit 4		EN: Acknowledge Sequence Enable bit (in I ² C Master mode only)								
		In Master Receive mode: 1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit								
		ically cleared by hardware.								
		ledge sequence								
bit 3		eive Enable bit		mode only)						
		Receive mode for I ² C								
	0 = Receive									
bit 2	-	ondition Enable	e bit (in I ² C Ma	ster mode only	y)					
	<u>SCKx Releas</u>		n SDAv and S(² l vinine Auto	matically cleare	d by bardware				
	0 = Stop con	Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. ndition Idle								
bit 1	RSEN: Repe	ated Start Con	dition Enabled	bit (in I ² C Mas	ster mode only)					
				-	c pins. Automati		y hardware.			
		d Start condition Idle								
bit 0	SEN: Start C	ondition Enabl	ed bit (in I ² C M	aster mode or	nly)					
	In Master mo									
	1 = Initiate S 0 = Start con		n SDAx and So	Lx pins. Auto	matically cleare	ed by nardware	•			
	In Slave mod									
			oled for both sla	ave transmit ar	nd slave receive	e (stretch enabl	ed)			
	0 = Clock str	etching is disal	bled							
Noto 1, C	or hite ACKEN		SEN SEN IF H	he l ² C module	is not in the IdI	e mode this hi	t may not be			

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

查询PIC16F1826供应商

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncl	nanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
1' = Bit is set		'0' = Bit is cle	ared				
oit 7	ACKTIM: Ack	knowledge Tim	e Status bit (l ²	² C mode only) ^{(;}	3)		
	1 = Indicates	the I ² C bus is	in an Acknowl	edge sequence	e, set on 8 [™] fal j edge of SCLx		CLx clock
bit 6		•	•	(I ² C mode only			
	1 = Enable in	terrupt on dete	ction of Stop of	condition			
	•	ection interrupts					
oit 5			•	(I ² C mode only	,		
		terrupt on dete ection interrupts		or Restart cond (2)	litions		
oit 4	BOEN: Buffe	r Overwrite En	able bit				
	In SPI Slave						
					yte is shifted in		
				e buffer is not	TAT register al	ready set, 55P	
		mode and SP			apuatoa		
	This bit is	s ignored.					
	<u>In I²C Slave r</u>		ed and $\overline{\Delta CK}$ is	s generated fo	r a received ad	dress/data byte	a ianorina t
		of the SSPxO					s, ignoring t
				SSPxOV is clea	ar		
bit 3		x Hold Time S	-	• ·			
					g edge of SCL		
oit 2					C Slave mode c		
	If on the risin		x, SDAx is sa	mpled low whe	en the module i		high state, t
		ave bus collision		See geee laie			
		s collision inter		oled			
bit 1	AHEN: Addre	ess Hold Enabl	e bit (l ² C Slav	e mode only)			
					ning received a	ddress byte; (CKP bit of t
				nd the SCLx wi	ill be held low.		
nit O		nolding is disat Hold Enable bi		odo only)			
bit 0				• •	data byte; slave	hardware clea	irs the CKP
	of the SS	SPxCON1 regis	ster and SCLx				
	r daisy-chained						
	en a new byte is					-	
2 : Th	is bit has no effe	ect in Slave mo	ides that Start	and Stop cond	lition detection	is explicitly liete	d as onable

- 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
- 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

查询PIC16F1826供应商

REGISTER 24-5: SSPxMSK: SSPx MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
			MSK	<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set	:	'0' = Bit is cle	0' = Bit is cleared						
bit 7-1	MSK<7:1>:	Mask bits							
		eived address b eived address b					atch		
bit 0	I ² C Slave me 1 = The rec 0 = The rec	ask bit for I ² C S ode, 10-bit addre eived address b eived address b	ess (SSPxM< it 0 is compar it 0 is not use	3:0> = 0111 or ed to SSPxADI d to detect I ² C	D<0> to detect		atch		

I²C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

REGISTER 24-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			ADD	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	eadable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkn	nown	-n/n = Value at POR and BOR/Value at all other Res				

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

10-Bit Slave mode — Least Significant Address byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address	5
---------------------------------	---

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

查询PIC16F1826供应商 25.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM



查询PIC16F1826供应商

FIGURE 25-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 25-1, Register 25-2 and Register 25-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

查询PIC16F1826供应商 25.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 25-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

25.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 25-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

25.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

25.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

25.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

查询PIC16F1826供应商 25.1.1.4 ISR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

25.1.1.5 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 25.1.2.7** "Address **Detection**" for more information on the address mode.

- 25.1.1.6 Asynchronous Transmission Set-up:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.





FIGURE 25-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



查询PIC16F1826供应商 TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

IABLE LU									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122
APFCON1	_	_	_	_	_	_	_	TXCKSEL	122
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	105
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
SPBRGL				BRG	<7:0>				299*
SPBRGH				BRG<	<15:8>				299*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129
TXREG	EUSART Trar	nsmit Data Reg	ister	•	•			•	289*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

— = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Transmission. Page provides register information. PIC16F/LF1827 only. Legend:

Note 1:

查询PIC16F1826供应商

25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 25.1.2.5
	"Receive Overrun Error" for more
	information on overrun errors.

25.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

25.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

25.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

25.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

25.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

查询PIC16F1826供应商

25.1.2.8 Asynchronous Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

25.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 25-5: ASYNCHRONOUS RECEPTION

查询PIC16F1826供应商 TABLE 25-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

TABLE 25-2. SUMMART OF REGISTERS ASSOCIATED WITH ASTNCHRONOUS RECEPTING												
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page			
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122			
APFCON1	—	_	_	—	_	_	_	TXCKSEL	122			
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	298			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101			
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	102			
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	105			
RCREG			EU	SART Recei	ve Data Regis	ter			292*			
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297			
SPBRGL				BRG	<7:0>				299*			
SPBRGH				BRG	<15:8>				299*			
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296			

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

25.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 6.2.2** "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 25.3.1 "Auto-Baud Detect"**). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 25-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit
Legend:							
R = Readable		W = Writable b	it	•	ented bit, read as		
u = Bit is unch	•	x = Bit is unkno		-n/n = Value at	POR and BOR/Va	alue at all other	Resets
'1' = Bit is set		'0' = Bit is clear	red				
bit 7	CSRC: Clock	Source Select bit					
	Asynchronous	<u>mode</u> :					
	Don't care						
	Synchronous						
		node (clock gene ode (clock from e		rom BRG)			
bit 6		nsmit Enable bit	,				
		9-bit transmission					
	0 = Selects 8	8-bit transmission					
bit 5		nit Enable bit ⁽¹⁾					
	1 = Transmit						
hit 1	0 = Transmit	disabled RT Mode Select t	.:+				
bit 4	1 = Synchror		DIC				
	0 = Asynchro						
bit 3	SENDB: Send	Break Character	⁻ bit				
	Asynchronous						
	1 = Send Syr	nc Break on next	transmission (cl	eared by hardwa	are upon completion	on)	
	0 = Sync Bre Synchronous	ak transmission o	completed				
	Don't care						
bit 2	BRGH: High E	Baud Rate Select	bit				
	Asynchronous						
	1 = High spe						
	0 = Low spece						
	<u>Synchronous I</u> Unused in this						
bit 1		nit Shift Register	Status bit				
	1 = TSR emp	0					
	0 = TSR full	-					
bit 0	TX9D: Ninth b	it of Transmit Dat	a				
	Can be addres	ss/data bit or a pa	rity bit.				

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit
Legend: R = Readab	la hit	\\/ - \\/ritabla	hit	II – Unimplo	monted hit rea	d aa (0)	
		W = Writable x = Bit is unk		•	mented bit, rea	o as o DR/Value at all o	thar Doooto
u = Bit is un '1' = Bit is se	-	x = Bit is unk 0' = Bit is cle			at FOR and BC	or value at all 0	liner Resels
	<i></i>		areu				
bit 7	SPEN: Seria	I Port Enable b	it				
	1 = Serial p	ort enabled (co	nfigures RX/D ⁻	T and TX/CK p	oins as serial po	ort pins)	
	0 = Serial p	ort disabled (he	ld in Reset)				
bit 6	RX9: 9-bit R	eceive Enable	oit				
		9-bit reception					
		8-bit reception	hla hit				
bit 5	Asynchronoi	le Receive Ena					
	Don't care	<u>us moue</u> .					
		s mode – Maste	<u>er</u> :				
	1 = Enables	single receive					
		s single receive		. 1.			
		eared after rece <u>s mode – Slave</u>		ete.			
	Don't care						
bit 4		inuous Receive	e Enable bit				
	Asynchrono						
	1 = Enables						
	0 = Disable						
	Synchronou		aiva until anal			N averridaa SDI	
		s continuous red s continuous re			s cleared (CRE	N overrides SRE	=IN)
bit 3		dress Detect Er					
		us mode 9-bit (I					
	-	-	-	terrupt and loa	ad the receive b	uffer when RSR	<8> is set
				are received a	and ninth bit car	n be used as par	ity bit
	-	<u>us mode 8-bit (l</u>	(X9 = 0) :				
hit O	Don't care	ing Error hit					
bit 2	FERR: Fram	-	indated by rea	ding PCPEC	rogistor and rog	ceive next valid l	hyta)
	0 = No fram						Jyle)
bit 1	OERR: Over	•					
	1 = Overrur 0 = No over	error (can be o run error	cleared by clea	ring bit CREN)		
bit 0	RX9D: Ninth	bit of Received	d Data				
	This can be						

查询PIC16F1826供应商

R-0/0 R-1/1 U-0 R/W-0/0 R/W-0/0 U-0 R/W-0/0 R/W-0/0 ABDOVF RCIDL SCKP BRG16 WUE ABDEN bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7 ABDOVF: Auto-Baud Detect Overflow bit Asynchronous mode: 1 = Auto-baud timer overflowed 0 = Auto-baud timer did not overflow Synchronous mode: Don't care bit 6 RCIDL: Receive Idle Flag bit Asynchronous mode: 1 = Receiver is Idle 0 = Start bit has been received and the receiver is receiving Synchronous mode: Don't care Unimplemented: Read as '0' bit 5 bit 4 SCKP: Synchronous Clock Polarity Select bit Asynchronous mode: 1 = Transmit inverted data to the TX/CK pin 0 = Transmit non-inverted data to the TX/CK pin Synchronous mode: 1 = Data is clocked on rising edge of the clock 0 = Data is clocked on falling edge of the clock bit 3 BRG16: 16-bit Baud Rate Generator bit 1 = 16-bit Baud Rate Generator is used 0 = 8-bit Baud Rate Generator is used bit 2 Unimplemented: Read as '0' bit 1 WUE: Wake-up Enable bit Asynchronous mode: 1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set. 0 = Receiver is operating normally Synchronous mode: Don't care bit 0 ABDEN: Auto-Baud Detect Enable bit Asynchronous mode: 1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete) 0 = Auto-Baud Detect mode is disabled Synchronous mode: Don't care

25.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 25-3 contains the formulas for determining the baud rate. Example 25-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 25-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.


If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{FOSC}{64([SPBRGH:SPBRGL] + 1)}$

Solving for SPBRGH:SPBRGL:



查询PIC16F1826供应商

TABLE 25-3: BAUD RATE FORMULAS

C	Configuration Bi	ts		David Data Farmula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 25-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	298	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL				BRG	<7:0>				299*	
SPBRGH	BRG<15:8>									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc	Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300			_			_			_		_				
1200	—	_	—	1221	1.73	255	1200	0.00	239	1200	0.00	143			
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71			
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17			
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16			
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8			
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2			
115.2k	—	_	_	—	_	_	—	_	_	—	_	_			

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0														
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	= 3.686	4 MHz	Fos	Fosc = 1.000 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)				
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51				
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12				
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_				
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_				
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_				
19.2k	_	_	_	—	_	_	19.20k	0.00	2	_	_	_				
57.6k	—	_	_	—	_	_	57.60k	0.00	0	—	_	_				
115.2k	—	_	_	_	_	_	_	_	_	_	_	_				

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Foso	: = 32.00	0 MHz	Fosc = 20.000 MHz			Foso	: = 18.43	2 MHz	Fosc	Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	—	_	_		_	_		_	_		_	_			
1200	—	—	—	—	_	—	—	_	—	—	_	—			
2400		_	_	—	_	_	_	_	_	_	_	_			
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71			
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65			
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35			
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11			
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5			

查询PIC16F1826供应商

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	= 0, BRGH	l = 1, BRO	616 = 0				
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	—	_		_			_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	—	_		—	115.2k	0.00	1	_		—

					SYNC	C = 0, BRG	l = 0, BRC	616 = 1				
BAUD	Foso	: = 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	= 0, BRGH	I = 0, BRG	G16 = 1				
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Fosc	: = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	_	_	_	_	115.2k	0.00	1	_	_	_

查询PIC16F1826供应商 TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or Sγ	'NC = 1,	BRG16 = 1			
BAUD	Fosc	: = 32.00	0 MHz	Foso	= 20.00	0 MHz	Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or Sγ	/NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Foso	: = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	—

查询PIC16F1826供应商 25.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 25-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 25.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 25-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.




FIGURE 25-6: AUTOMATIC BAUD RATE CALIBRATION

查询PIC16F1826供应商 25.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

25.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 25-7), and asynchronously if the device is in Sleep mode (Figure 25-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

25.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.



Note 1: If the wake-up event requires long oscillator warm-up time, the automatic clearing of the WUE bit can occur while the stposc signal is still active. This sequence should not depend on the presence of Q clocks.

Sleep Ends

Cleared due to User Read of RCREG

2: The EUSART remains in Idle while the WUE bit is set.

Sleep Command Executed

BREAK CHARACTER SEQUENCE 25.3.4

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 25-9 for the timing of the Break character sequence.

Break and Sync Transmit Sequence 25.3.4.1

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- Load the TXREG with a dummy character to 3. initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character 4 into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is 5. reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

Write to TXREG -Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

25.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in Section 25.3.3 "Auto-Wake-up on Break". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

FIGURE 25-9: SEND BREAK CHARACTER SEQUENCE

查询PIC16F1826供应商 **25.4 EUSART Synch**ronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

25.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

25.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

25.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

25.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

- 25.4.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.







FIGURE 25-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



查询PIC16F1826供应商

TABLE 25-7: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page			
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122			
APFCON1	_	—	_	—	_	_	_	TXCKSEL	122			
BAUDCON	ABDOVF	RCIDL	-	SCKP	BRG16	-	WUE	ABDEN	298			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101			
PIE1	TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE											
PIR1	TMR1GIF	TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF										
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297			
SPBRGL				BRG	<7:0>				299*			
SPBRGH				BRG	<15:8>				299*			
TRISB	TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0											
TXREG	EUSART Transmit Data Register											
TXSTA	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D											
Logond			. read as '0'	Chadad aal	s aro not usor	for Curabra	nous Mostor	Tranamiania				

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

25.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

25.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

25.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

25.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

25.4.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

查询PIC16F1826供应商

FIGURE 25-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

pin bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
TX/CK pin (SCKP = 0)
TX/CK pin
Write to bit SREN
SREN bit
CREN bit
RCIF bit (Interrupt)
Read RCREG
Note: Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 25-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122		
APFCON1	—	TXCKSEL									
BAUDCON	ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN										
INTCON	GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF										
PIE1	TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE										
PIR1	TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF										
RCREG			EU	SART Recei	ve Data Regis	ter			292*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297		
SPBRGL				BRG	<7:0>				299*		
SPBRGH				BRG∢	<15:8>				299*		
TRISB	TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0										
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Master Reception.

* Page provides register information.

Note 1: PIC16F/LF1827 only.

查询PIC16F1826供应商 25.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

25.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 25.4.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 25.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXREG register.

TABLE 25-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Bit 7									
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122	
—	—	_	—	_	_	_	TXCKSEL	122	
ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	298	
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101	
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	102	
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	105	
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129	
EUSART Transmit Data Register									
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	
	ABDOVF GIE TMR1GIE TMR1GIF SPEN TRISB7	——ABDOVFRCIDLGIEPEIETMR1GIEADIETMR1GIFADIFSPENRX9TRISB7TRISB6	— — — ABDOVF RCIDL — GIE PEIE TMR0IE TMR1GIE ADIE RCIE TMR1GIF ADIF RCIF SPEN RX9 SREN TRISB7 TRISB6 TRISB5	- - - ABDOVF RCIDL - SCKP GIE PEIE TMR0IE INTE TMR1GIE ADIE RCIE TXIE TMR1GIF ADIF RCIF TXIF SPEN RX9 SREN CREN TRISB7 TRISB6 TRISB5 TRISB4	— — — — ABDOVF RCIDL — SCKP BRG16 GIE PEIE TMR0IE INTE IOCIE TMR1GIE ADIE RCIE TXIE SSPIE TMR1GIF ADIF RCIF TXIF SSPIF SPEN RX9 SREN CREN ADDEN TRISB7 TRISB6 TRISB5 TRISB4 TRISB3	- - - - ABDOVF RCIDL - SCKP BRG16 - GIE PEIE TMR0IE INTE IOCIE TMR0IF TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF SPEN RX9 SREN CREN ADDEN FERR TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2	- - - - - ABDOVF RCIDL - SCKP BRG16 - WUE GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF SPEN RX9 SREN CREN ADDEN FERR OERR TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1	TXCKSELABDOVFRCIDL-SCKPBRG16-WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFEROERRRX9DTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISB0EUSART Transmit Data Register	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Slave Transmission.
 * Page provides register information.

Note 1: PIC16F/LF1827 only.

杳询PIC16F1826供应商

25.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 25.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- · CREN bit is always set, therefore the receiver is never Idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 25.4.2.4 Synchronous Slave Reception Set-up:
- 1 Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- If 9-bit reception is desired, set the RX9 bit. 4.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is 6. complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- If an overrun error occurs, clear the error by 9. either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

RECEPTION										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	122	
APFCON1	_	—	—	—	_		_	TXCKSEL	122	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	298	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	101	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	102	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	105	
RCREG	EUSART Receive Data Register								292*	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129	

TABLE 25-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE

Legend: - = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Slave Reception.

SYNC

SENDB

BRGH

TRMT

TX9D

296

TXEN

Page provides register information.

TX9

CSRC

PIC16F/LF1827 only. Note 1:

TXSTA

25.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

25.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 25.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

25.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 25.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

25.5.3 ALTERNATE PIN LOCATIONS


This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function"** for more information.

查询PIC16F1826供应商 26.0 CAPACITIVE SENSING MODULE

The capacitive sensing module allows for an interaction with an end user without a mechanical interface. In a typical application, the capacitive sensing module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the capacitive sensing module. The capacitive sensing module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple timer resources
- · Software control
- · Operation during Sleep





查询PIC16F1826供应商

26.1 Analog MUX

The capacitive sensing module can monitor up to 12 inputs. The capacitive sensing inputs are defined as CPS<11:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<3:0> bits of the CPSCON1 register
- · Set the corresponding ANSEL bit
- Set the corresponding TRIS bit
- Run the software algorithm

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

26.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base
- Maximize the count differential in the timer during a change in frequency

26.3 Timer resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

26.4 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note: The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

26.4.1 TIMER0

To select Timer0 as the timer resource for the capacitive sensing module:

- Set the T0XCS bit of the CPSCON0 register
- · Clear the TMR0CS bit of the OPTION register

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 19.0 "Timer0 Module"** for additional information.

26.4.2 TIMER1

To select Timer1 as the timer resource for the capacitive sensing module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the capacitive sensing module. Refer to **Section 20.6.3 "Timer1 Gate Toggle Mode"** for additional information.

TABLE 26-1:	TIMER1 ENABLE FUNCTION
-------------	------------------------

TMR10N	TMR1GE	Timer1 Operation				
0	0	Off				
0	1	Off				
1	0	On				
1	1	Count Enabled by input				

查询PIC16F1826供应商 **26.5 Software Co**ntrol

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1
- Establishing the nominal frequency for the capacitive sensing oscillator
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load
- Set the frequency threshold

26.5.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

26.5.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin
- Use the same fixed time base as the nominal frequency measurement
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

26.5.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "Software Handling for Capacitive Sensing" (DS01103) for more detailed information on the software required for capacitive sensing module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	 AN1101, "Introduction to Capacitive Sensing" (DS01101)
	 AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)

26.6 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

查询PIC16F1826供应商

REGISTER 26-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0			
CPSON	—	—	—	CPSRNG1	CPSRNG0	CPSOUT	T0XCS			
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is se	et	'0' = Bit is cle	ared							
bit 7	1 = Capacitiv 0 = Capacitiv	CPSON: Capacitive Sensing Module Enable bit 1 = Capacitive sensing module is enabled 0 = Capacitive sensing module is disabled								
bit 6-4	•	Unimplemented: Read as '0'								
bit 3-2	00 = Oscillato 01 = Oscillato 10 = Oscillato	 CPSRNG<1:0>: Capacitive Sensing Oscillator Range bits 00 = Oscillator is off 01 = Oscillator is in low range. Charge/discharge current is nominally 0.1 μA. 10 = Oscillator is in medium range. Charge/discharge current is nominally 1.2 μA. 11 = Oscillator is in high range. Charge/discharge current is nominally 18 μA. 								
bit 1	1 = Oscillator	CPSOUT: Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out the pin) 0 = Oscillator is sinking current (Current flowing into the pin)								
bit 0	If TMR0CS = The T0XCS bit 1 = Timer0 c 0 = Timer0 c If TMR0CS =	 O = Oscillator is sinking current (Current flowing into the pin) T0XCS: Timer0 External Clock Source Select bit <u>If TMR0CS = 1</u> The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0: 1 = Timer0 clock source is the capacitive sensing oscillator 								

bit 7	_	—		CPSCH3	CPSCH2	CPSCH1				
		· · ·				01 00111	CPSCH0			
Legend:						•	bit			
R = Readable bit		W = Writable bi	it	U = Unimplem	ented bit, read a	as 'O'				
u = Bit is unchang	jed	x = Bit is unkno	wn	-n/n = Value a	t POR and BOR	/Value at all oth	er Resets			
'1' = Bit is set		'0' = Bit is clear	'0' = Bit is cleared							
bit 7-4 L	Jnimplement	ted: Read as '0'								
bit 3-0 C	CPSCH<3:0>: Capacitive Sensing Channel Select bits									
	$\underline{If CPSON} = 0$:									
	These bits are ignored. No channel is selected.									
<u> </u>	<u>If CPSON = 1</u> :									
	0000 =	channel 0, (CPS	60)							
	0001 =	channel 1, (CPS	61)							
	0010 =	channel 2, (CPS	62)							
	0011 =	channel 3, (CPS	3)							
	0100 =	channel 4, (CPS	64)							
	0101 =	channel 5, (CPS	\$5)							
	0110 =	channel 6, (CPS	6)							
	0111 =	channel 7, (CPS	S7)							
	1000 =	channel 8, (CPS	68)							
	1001 =	channel 9, (CPS	S9)							
	1010 =	channel 10, (CP	S10)							
		channel 11, (CP	,							
		Reserved. Do no								
		Reserved. Do no								
	1110 =	Reserved. Do no	ot use.							

1111 = Reserved. Do not use.

TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	125
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	130
CPSCON0	CPSON		_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	320
CPSCON1	_		_	_	CPSCH3	CPSCH2	CPSCH1	CPSCH0	321
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	91
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	92
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	96
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	187
TxCON	_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	193
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	124
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	129

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the capacitive sensing module.

查询PIC16F1826供应商 **27.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)**

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16193X/PIC16LF193X Memory Programming Specification*" (*DS41360A*).

27.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 27-1 for example circuit.




FIGURE 27-1: VPP LIMITER EXAMPLE CIRCUIT

Note: The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16F/LF1826/27.

查询PIC16F1826供应商

27.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16F/LF1826/27 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

27.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 27-2.

FIGURE 27-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 27-3.


FIGURE 27-3: PICKIT[™] STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 27-4 for more information.





查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 28.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 28-3 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

28.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 28-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 28-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

查询PIC16F1826供应商 FIGURE 28-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-orient 13	ed file r	egist 8	er o 7	ppe 6	rat	ion	S		0
OPCO	DE		d			f (FIL	E #)	
d = 1 f	or destir or destir it file reg	nation	f	dres	ss				
Bit-oriented	l file reg	jister 10 9	-	era 7	itio 6	ns			0
	ODE		(Bl	Т#	-	f	F(FI	LE i	-
	oit bit ad it file reg			dres	ss				
Literal and	control	oper	atic	ons					
General									
13	0.00		8	7		<u> </u>			0
OPC	ODE					K	(lite	eral)	
k = 8-b	it imme	diate	valı	ue					
CALL and GO		ructio 10	ns	only	/				0
OPCO	-	10		k	(lite	ora	n I		0
	bit imme				(inte		<u>'</u>		
MOVLP instru 13 OPC		шу		7	6	k	(lite	ral)	0
k = 7-b	it imme	diate	valı	Je					
MOVLB instru	uction or	nlv							
13		,			5	4			0
OPC	ODE						k (litera	al)
k = 5-b	it immed	diate	valı	Je					
BRA instructi	on only	0							0
13 OPC	ODE	9	8			k	(lite	eral)	0
	oit imme	diate	val	ue		K	(inc	, ai)	
FSR Offset	instructi	one							
13	in Sti UCU	0113	7	6	5				0
	ODE			n			k (litera	-
•	propriat bit imme			ue	<u> </u>				
FSR Increme	ent instru	uctior	IS			3	2	1	0
OPC	ODE					_	n	m (mode)
n = 20		e FSF	2						
	propriat bit mode								
	bit mod								0

Mner	nonic,	Description	Cycles		14-Bit	Opcode	•	Status	
Operands		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE F	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED S	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE RI		RATIO	NS				1
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	•	BIT-ORIENTED S	KIP OPERATIO	NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	OPERA	TIONS							
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000			Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	1

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

查询PIC16F1826供应商

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET (CONTINUED)

Mnemonic,		c, Description			14-Bit Opcode				Natas
Oper	rands	Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0 k k k	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	ATIONS						
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED					•	•
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	Onkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	lnkk			2

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

查询PIC16F1826供应商 28.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	-32 ≤ k ≤ 31 n ∈ [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>] ASRF f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg-

ister 'f'.

	•	register f	→	С	

ADD	WFC	
-----	-----	--

ADD W and CARRY bit to f

Syntax:	[<i>label</i>] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

查询PIC16F1826供应商

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[<i>label</i>]BRA label [<i>label</i>]BRA \$+k
Operands:	-256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a two-cycle instruc- tion. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	1 → (f)
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<4:3>) \rightarrow PC<12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.

CALLW	Subroutine Call With W	COMF
Syntax:	[label] CALLW	Syntax:
Operands:	None	Operands:
Operation:	(PC) +1 \rightarrow TOS, (W) \rightarrow PC<7:0>, (PCLATH<6:0>) \rightarrow PC<14:8>	Operation: Status Affected:
Status Affected:	None	Description:
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.	

COMF	Complement f	
Syntax:	[<i>label</i>] COMF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(\overline{f}) \rightarrow (destination)$	
Status Affected:	Z	
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.	

CLRF	Clear f	
Syntax:	[<i>label</i>] CLRF f	
Operands:	$0 \leq f \leq 127$	
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{(W)} \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is

set.

查询PIC16F1826供应商

DECFSZ	Decrement f, Skip if 0	
Syntax:	[label] DECFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.	

GOTO	Unconditional Branch		
Syntax:	[<i>label</i>] GOTO k		
Operands:	$0 \leq k \leq 2047$		
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>		
Status Affected:	None		
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.		

INCFSZ	Increment f, Skip if 0	
Syntax:	[<i>label</i>] INCFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.	

IORLW	Inclusive OR literal with W		
Syntax:	[<i>label</i>] IORLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.		

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift	
Syntax:	[<i>label</i>]LSLF f{,d}	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	$(f < 7 >) \rightarrow C$ $(f < 6:0 >) \rightarrow dest < 7:1 >$ $0 \rightarrow dest < 0 >$	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	C register f -0	

LSRF	Logical Right Shift	
Syntax:	[<i>label</i>] LSLF f {,d}	
Orananalay	0 < f < 107	

Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$0 \rightarrow \text{dest}<7>$ (f<7:1>) $\rightarrow \text{dest}<6:0>$, (f<0>) $\rightarrow C$,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

0→	register f	►C
	-5	

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

查询PIC16F1826供应商

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn] [<i>label</i>] MOVIW FSRn
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11]. \\ -32 \leq k \leq 31 \\ \mbox{ If not present, } k = 0 . \end{array}$
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{ergently} \\ &\text{FSR} + 1 \text{ (preincrement)} \\ &\text{ergently} \\ &\text{FSR} + 1 \text{ (predecrement)} \\ &\text{FSR} + k \text{ (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{ergently} \\ &\text{ergently} \\ &\text{ergently} \\ &\text{FSR} + 1 \text{ (all increments)} \\ &\text{ergently} \\ &ergen$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

MOVLBMove literal to BSRSyntax:[label] MOVLB kOperands: $0 \le k \le 15$ Operation: $k \rightarrow BSR$ Status Affected:NoneDescription:The five-bit literal 'k' is loaded into the

1110 1110	on moral		louuou	
Bank Se	elect Regi	ster	(BSR).	

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
MOVLW Syntax:	Move literal to W [/abe/] MOVLW k
Syntax:	[<i>label</i>] MOVLW k
Syntax: Operands:	[<i>label</i>] MOVLW k $0 \le k \le 255$
Syntax: Operands: Operation:	[<i>label</i>] MOVLW k $0 \le k \le 255$ $k \rightarrow (W)$

MOVLW	0x5A	
After Ins	truction W =	0x5A

Cycles: Example:

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[label] MOVWI ++FSRn [label] MOVWIFSRn [label] MOVWI FSRn++ [label] MOVWI FSRn [label] MOVWI k[FSRn] [label] MOVWI FSRn
Operands:	n ∈ [0,1] mm ∈ [00, 01, 10, 11]. -32 ≤ k ≤ 31 If not present, k = 0.
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \rightarrow OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[<i>label</i>] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

查询PIC16F1826供应商

RETFIE	Return from Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$	
Status Affected:	None	
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	RETFIE	
	After Interrupt PC = TOS GIE = 1	

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RETLW	Return with literal in W	RLF	Rotate Left f through Carry	
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d	
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$	
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	$d \in [0,1]$ See description below	
Status Affected:	None	Status Affected:	С	
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.	
Words:	1		C Register f	
Cycles:	2	Words:	1	
Example:	CALL TABLE;W contains table ;offset value	Cycles:	1	
	• ;W now has table value	Example:	RLF REG1,0	
TABLE	•		Before Instruction	
	ADDWF PC ;W = offset		REG1 = 1110 0110	
	RETLW k1 ;Begin table		C = 0 After Instruction	
	RETLW k2 ;		REG1 = 1110 0110	
	•		$W = 1100 \ 1100$	
	•		C = 1	
	RETLW kn ; End of table			
	Before Instruction W = 0x07 After Instruction W = value of k8			

RRF	Rotate Right f through Carry	
Syntax:	[<i>label</i>] RRF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	
	C Register f	

SUBLW	Subtract W	from literal		
Syntax:	[<i>label</i>] SU	JBLW k		
Operands:	$0 \leq k \leq 255$			
Operation:	$k - (W) \rightarrow (W)$			
Status Affected:	C, DC, Z	C, DC, Z		
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.			
	C = 0	W > k		
	C = 1	$W \leq k$		
	DC = 0	W<3:0> > k<3:0>		

DC = 1

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f		
Syntax:	[<i>label</i>] SU	JBWF f,d	
	0 ≤ f ≤ 127 d ∈ [0,1]		
Operation:	(f) - (W) \rightarrow (destination)		
Status Affected:	C, DC, Z		
·	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	C = 0	W > f	
	C = 1	$W \leq f$	

C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

 $W<3:0> \le k<3:0>$

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

查询PIC16F1826供应商

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

TRIS	Load TRIS Register with W	XOR
Syntax:	[<i>label</i>] TRIS f	Synta
Operands:	$5 \le f \le 7$	Opera
Operation: Status Affected:	$(W) \rightarrow TRIS$ register 'f' None	Opera
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded.	Status Descr

KORWF Exclusive OR W with f										
Syntax:	[<i>label</i>] XORWF f,d									
Operands:	$0 \le f \le 127$ $d \in [0,1]$									
Operation:	(W) .XOR. (f) \rightarrow (destination)									
Status Affected:	Z									
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.									

查询PIC16F1826供应商 29.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)


-	
Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F1826/27	0.3V to +6.5V
Voltage on VDD with respect to Vss, PIC16LF1826/27	0.3V to +4.0V
Voltage on MCLR with respect to Vss	
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Clamp current, Iк (VPIN < 0 or VPIN > VDD)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports ⁽²⁾ , -40°C \leq TA \leq +85°C for industrial	
Maximum current sunk by all ports ⁽²⁾ , -40°C \leq TA \leq +125°C for extended $\frac{1}{2}$	
Maximum current sourced by all ports ⁽²⁾ , $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	
Maximum current sourced by all ports ⁽²⁾ , -40°C \leq TA \leq +125°C for extended	65 mA
Note 1: Power dissipation is calculated as follows: PDIS = $VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \{(VDD - D) \mid A\} = VOD \times \{IDD - \Sigma \mid A\} + \Sigma \}$	
† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause pe	rmanent damage to the


device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

查询PIC16F1826供应商

FIGURE 29-1: PIC16F1826/27 VOLTAGE FREQUENCY GRAPH, -40°C </ 2015/125°C







查询PIC16F1826供应商

29.1 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)

PIC16LF	1826/27			rd Opera ng temp	•	-40	s (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for industrial $^{\circ}C \le TA \le +125^{\circ}C$ for extended		
PIC16F1	826/27		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	Vdd	Supply Voltage							
		PIC16LF1826/27	1.8 2.3	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MH z (NOTE 2)		
D001		PIC16F1826/27	1.8 2.3	_	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (NOTE 2)		
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾							
		PIC16LF1826/27	1.5	—	—	V	Device in Sleep mode		
D002*		PIC16F1826/27	1.7		_	V	Device in Sleep mode		
	VPOR*	Power-on Reset Release Voltage	_	1.6		V	$\nabla \sim 7$		
	VPORR*	Power-on Reset Rearm Voltage							
		PIC16LF1826/27	_	0.8	$\left \right. \right. $	V	Device in Sleep mode		
		PIC16F1826/27	_	1.7	_	X	Device in Sleep mode		
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-7 -8 -7 -8 -7 -8		0 6 6 6 6	*	1.024V, VDD ≥ 2.5V, 85°C (NOTE 3) 1.024V, VDD ≥ 2.5V, 125°C (NOTE 3) 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy			7 7 7 7 7 7 7	%	$\begin{array}{l} 1.024V, VDD \geq 2.5V, 85^{\circ}C\\ 1.024V, VDD \geq 2.5V, 125^{\circ}C\\ 2.048V, VDD \geq 2.5V, 85^{\circ}C\\ 2.048V, VDD \geq 2.5V, 125^{\circ}C\\ 4.096V, VDD \geq 4.75V, 85^{\circ}C\\ 4.096V, VDD \geq 4.75V, 125^{\circ}C\\ \end{array}$		
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference		-130	—	ppm/ °C			
D003D*	$\Delta VFVR/$ ΔVIN	Line Regulation, Fixed Voltage Reference	<u> </u>	0.270	—	%/V			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on/Reset signal	0.05	_	—	V/ms	See Section 7.1 "Power-on Reset (POR)" for details.		


* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0%, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD cap be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

3: For proper operation, the minimum value of the ADC positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pip as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or greater.



查询PIC16F1826供应商

29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)

PIC16LF1	1826/27			d Operati g tempera	iture -	40°C ≤ Ta	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended		
PIC16F18	326/27			d Operati g tempera	iture -	40°C ≤ TA	$\begin{array}{l} \mbox{(unless otherwise stated)} \\ \leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ \leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$		
Param	Device	Min.	Typt	Max.	Units		Conditions		
No.	Characteristics		ואני	max.	onits	Vdd	Note		
	Supply Current (IDD) ^{(1, 2}	2)							
D010		—	7.0	13	μA	1.8	Fosc = 32 kHz		
		_	9.0	16	μA	3.0	LP Oscillator mode, $-40^{\circ}C \le TA \le +85^{\circ}C$		
		—	9.0	17	μA	1.8	Fosc = 32 kHz		
		—	10.0	18	μA	3.0	LP Oscillator mode, $-40^{\circ}C \ge TA \le +125^{\circ}C$		
D010		_	24	40	μA	1.8	Foso = 32 kHz		
			30	45	μA	3.0	LP Oscillator mode -40°C ≤ TA ≤+85°C		
		—	32	50	μA	5.0			
		_	22	40	μA	1.8	Fosc = 32 kHz		
			28	42	μA	3.0	LP Oscillator mode -40℃ ≤ Ta ≤ +125℃		
			33	48	μA Ś	5.0			
D011		_	110	190	μA	1.8	Fosc = 1 MHz		
			220	480	μΑ	3.0	XT Oscillator mode		
D011			160	255	hA	1.8	Fosc = 1 MHz		
		-	280	475	/ AH	3.0	XT Oscillator mode		
			390	690	/µA	5.0			
D012		_	290 `	400	Į A	[∨] 1.8	Fosc = 4 MHz		
			520	700	μΑ	3.0	XT Oscillator mode		
D012			450	645	Ju A	1.8	Fosc = 4 MHz		
		—	770	1100	μA	3.0	XT Oscillator mode		
		$\overline{\ }$	930	1320	μA	5.0			
D013		$\langle - \rangle$	32	\frown	μA	1.8	Fosc = 500 kHz		
	\square	_	60	/ -	μA	3.0	EC Oscillator mode, Medium-power mode		
D013			100	180	μA	1.8	Fosc = 500 kHz		
		/- /	<u>∕</u> 180	310	μA	3.0	EC Oscillator mode Low-power mode		
		(-/	225	350	μA	5.0			

These parameters are characterized but not tested.

Note 1: The test conditions for all I/O measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins as inputs, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: 8 MHz internal RC oscillator with 4x PLL enabled.

4: 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF	1826/27		Standard Operating	•	ature -	40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended	
PIC16F1	826/27		Standard Operating		ature -	$-40^{\circ}C \le TA$	ess otherwise stated) $\leq +85^{\circ}$ C for industrial $\leq +125^{\circ}$ C for extended	
Param	Device	Min.	Тур†	Max.	Units		Conditions	
No.	Characteristics		ואני	max.	onita	VDD	Note	
	Supply Current (IDD) ^(1,)	2)		-	-	_		
D014		_	260	475	μA	1.8	Fosc = 4 MHz	
		—	450	750	μA	3.0	EC Oscillator mode, Medium-power mode	
D014		_	475	735	μA	1.8	Fosc = 4 MHz	
		_	850	1200	μA	3.0	EC Oscillator mode	
			980	1390	μΑ	5.0		
D015			3.6	10	μA	1.8	Fosc = 3 KHz	
		-	4.0	13	μA	3.0		
D015		—	21	35	μA	1.8	Fosc = 31 kHz	
		—	27	40	μA	3.0	LIFUTOSC mode	
		—	28	45	μA	5.0		
D016		—	110	175	μΑ	1.8	Fose = 500 kHz	
		_	150	250	μA	3.0	MFINTOSC mode	
D016			150	250	μA	1.8	Fosc = 500 kHz MFINTOSC mode	
		—	210	345	μΆ	3.0		
		—	270	425) MA	5.0 °		
D017*		_	0.8		Am	/1.8	Fosc = 8 MHz HFINTOSC mode	
		-	1.3	4.7	mA	3.0		
D017*			1.0	1.48	MA	1.8	Fosc = 8 MHz HFINTOSC mode	
			1.8 2.0	22 2.8	√mA mA	3.0 5.0		
D018			1.2	2.0	mA	1.8	Fosc = 16 MHz	
2010		$\langle \rangle$	2.0	2.75	mA	3.0	HFINTOSC mode	
D018	$ \land$	_	1.7	2.75	mA	1.8	Fosc = 16 MHz	
		\nearrow	2.9	4.3	mA	3.0	HFINTOSC mode	
		/-/	3.1	4.6	mA	5.0		
		× /	/					

* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail/to-rail; a) I/O pins as inputs, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3; 8 MHz internal RC oscillator with 4x PLL enabled.

4: SMHz crystal oscillator with 4x PLL enabled.

b. For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

查询PIC16F1826供应商

29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF1	826/27		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$								
PIC16F18	26/27			I Operati g tempera	iture -	40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended ∧				
Param Device Min.			Тур†	Max.	Units		Conditions				
No.	Characteristics		1961	mux.	onito	Vdd	Note				
	Supply Current (IDD) ^{(1,}	2)									
D019		_	4.0		mA	3.0	Fosc = 32 MHz				
		—	4.4	_	mA	3.6	HFINTOSC mode (Note 3)				
D019		—	3.9		mA	3.0	Fosc = 32 MHz				
		—	4.2	_	mA	5.0	HFINTOSC mode (Note 3)				
D020		_	3.3	7.0	mA	3.0	Fosc ≠ 32 MHz				
		—	3.6	7.5	mA	3.6	HS Øscillator møde (Note 4)				
D020			5.3	7.3	mA	3.0	Fosc = 32 MHZ				
		—	6.0	8.0	mA	5.0	HS Oscillator mode (Note 4)				
D021		_	410	560	μA	1.8	Fosc = 4 MHz				
		—	710	990	μA	_30_	EXTRC mode (Note 5)				
D021		—	430	695	μA	1.8	Fosc = 4 MHz				
		_	730	1060	ųА́	3.0	EXTRC mode (Note 5)				
			860	1350	μÂ	5.0	\mathbf{k}				

* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in <u>active</u> operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins as inputs, pulled to Vpp; MCLR = Vpp; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal ode execution pattern and temperature, also have an impact on the current consumption.
- 3: 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.
- 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in KΩ.

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down)

PIC16LF1	826/27			rd Operating temper		ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended				
PIC16F18	26/27			rd Operating temper		-40°C ≤	tions (unless otherwise stated) $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $40^{\circ}C \le TA \le +125^{\circ}C$ for extended			
Param No.	Device Characteristics	Min.	Тур†	Max. +85°C	Max. +125°C	Units		Conditions		
NO.				103 0	123 0		VDD	Note		
	Power-down Base Current	(IPD) ⁽²⁾	r	1	1	1	r			
D022			0.02	1.0	5.0	μA	1.8	WDT, BOR, FVR, and T1OSC disabled, all Peripherals Inactive		
		_	0.03	2.0	7.0	μA	3.0			
D022			15	35	50	μA	1.8	WDT, BOR, FVR, and T1OSC disabled, all Peripherals Inactive		
			18	40	60	μA	3.0	disabled, all Peripherals mactive		
		—	19	45	70	μA	5.0			
D023			0.5	3.0	7.0	μA	1.8	LPWDT Current (Note 1)		
		_	0.8	4.0	9.0	μA	3.0	~		
D023			16	35	50	<u>A</u>	1.8	LOWDT Current (Note 1)		
			19	40	60	μA	3.0	\mathbb{N}		
			20	45	70	μA	5.0			
D023A			8.5	23	35	₩A	1.8	FVR current (Note 1)		
		_	8.5	26	× 40	μΑ	3.0			
D023A			32	50	66	μÀ	> 1.8	FVR current (Note 1)		
			39	72	80	MA	3.0			
		—	70	120	110	\mA	5.0			
D024		_	8.1	14	17	μA	3.0	BOR Current (Note 1)		
D024			34	57	<u> </u>	μA	3.0	BOR Current (Note 1)		
		- /	67	108	115	μA	5.0			
D025		_ `	0.6	3.0	7.0	μA	1.8	T1OSC Current (Note 1)		
		—	8.6	4.0 ~	9.0	μA	3.0			
D025			16 \	35	45	μA	1.8	T1OSC Current (Note 1)		
			21	⁴⁰	50	μA	3.0			
		$ \neq $	25>	45	55	μA	5.0			
D026		$\left \right\rangle $	/ 0.1	3.0	7.0	μA	1.8	A/D Current (Note 1, Note 3), no conversion in progress		
		\	0.1	4.0	9.0	μA	3.0			
D026		A	16	35	45	μA	1.8	A/D Current (Note 1, Note 3), no conversion in progress		
		(<i>†</i>	21	40	50	μA	3.0			
		/ -	25	50	60	μA	5.0			

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBQ = To Be Determined

Note 1/

The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins set to inputs state and tied to VDD.

3: AD oscillator source is FRC.

查询PIC16F1826供应商

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1	826/27			rd Operating temper		ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended			
PIC16F18	26/27			rd Operat ng temper		-40°C \leq	$TA \le +85^{\circ}$	erwise stated) C for industrial i°C for extended	
Param	Device Characteristics	Min.	Min. Typt Max.		Max.	Units	Conditions		
No.	Bevice onaracteristics		1961	+85°C	+125°C	onno	VDD	Note	
	Power-down Base Current	(IPD) ⁽²⁾			-		-		
D026A*		_	250	—	—	μA	1.8	A/D Current (Note 1, Note 3)	
		_	250		—	μA	3.0	conversion in progress	
D026A*		_	280		—	μA	1.8	A/D Current (Note 1, Note 3),	
		_	280	—	—	μA	3.0	conversion in progress	
		_	280	—	—	μA	5.0		
D027		_	3.5	6	8	μA	1.8	Cap Sense Low Power	
		—	7	10	14	μA	3.0	Oscillator-mode (Note 1)	
D027		_	4.3	16	26	μA	1.8	Cap Sense Low Power	
		_	5.8	19	30	A	3.0 \	Oscillator mode (Note 1)	
		_	6.3	22	35	μA	5.0		
D027A		_	4.2	8	10 /	_μA	1.8	Čap Sense Medium Power Oscillator mode (Note 1)	
		_	6	12	15	-Aj γ	3.0		
D027A		—	7.4	18	26	μA	1.8	Cap Sense Medium Power	
		—	9.7	24	30	μÂ	> 3.0	Oscillator mode (Note 1)	
		—	10.4	27 \	33	MA	5 .0		
D027B		_	6	10 /	45	LUA .	1.8	Cap Sense High Power	
		_	10 /~	14	20	μA	3.0	Oscillator mode (Note 1)	
D027B		_	12	28	40	μA	1.8	Cap Sense High Power	
			41	58	70	μA	3.0	Oscillator mode (Note 1)	
		_ <	50	70	90	μA	5.0		
D028		_	6,9	11 ~	15	μA	1.8	Comparator Current, Low Power	
		_	7.0	12	16	μA	3.0	mode, one comparator enabled (Note 1)	
D028	\frown	$\setminus -$	9.0	20	24	μA	1.8	Comparator Current, Low Power	
		\sum	/9.3/	21	25	μA	3.0	mode, one comparator enabled (Note 1)	
		7	9.8	22	27	μA	5.0		
D028A		_	7.0	12	16	μΑ	1.8	Comparator Current, Low Power mode, two comparators enabled (Note 1)	
		$\widehat{/}$	7.2	13	17	μA	3.0		
D028A		/_	9.4	21	25	μA	1.8	Comparator Current, Low Power	
		_	9.7	22	26	μA	3.0	mode, two comparators enabled	
	$\langle \sqrt{-7}$	_	11.4	23	28	μA	5.0	(Note 1)	

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not jested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins set to inputs state and tied to VDD.

3: A/D oscillator source is FRC.

29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1	826/27		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
PIC16F182	26/27		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended A								
Param	Davias Chanastaristics	Min	Trent	Max.	Max.	11		Conditions			
No.	Device Characteristics Min. Typ† +85°C +125°C		Units	Vdd	Note						
	Power-down Base Current	(IPD) ⁽²⁾									
D028B		—	24	32	40	μA	1.8	Comparator Current, High Power			
		—	25	35	45	μΑ	3.0	mode, one comparator enabled			
D028B		_	27	50	55	μA	1.8	Comparator Current, High Power			
		_	28	53	58	μA	3.0	mode, one comparator enabled			
		_	29	55	60	μA	5:0	(Note 1)			
D028C		_	40	80	90	μA	1.8	Comparator Current, High Power			
		_	41	83	95	μA	3.0 \	møde, two comparators enabled			
D028C		_	43	86	100	μĄ	1.8	Comparator Current, High Power			
		_	44	90	105	, A	3.0	mode, two comparators enabled			
		_	45	95	110	μÂ	5,0	(Nøte 1)			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins set to inputs state and tied to VDD.

3: A/D oscillator source is FRC.

查询PIC16F1826供应商

29.4 DC Characteristics: PIC16F/LF1826/27-I/E

	DC C	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
	VIL	Input Low Voltage									
		I/O PORT:									
D030		with TTL buffer	—	—	0.8	V	$4.5V \leq VDD \leq 550$				
D030A			—	—	0.15 Vdd	V	$1.8V \le VDD \le 4.5V$				
D031		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	2.0V ≤ VDD ≤ 5.5V				
		with I ² C [™] levels	_	_	0.3 VDD	V					
		with SMBus™ levels	_	—	0.8	V	2.7V ≤ VOD ≤ \$.5V				
D032		MCLR, OSC1 (RC mode) ⁽¹⁾	_		0.2 Vdd	V					
D033		OSC1 (HS mode)	_	_	0.3 VDD	V					
	Vih	Input High Voltage		•	•	\sim					
		I/O ports:		—	—						
D040		with TTL buffer	2.0	_	_	Ň,	4.57 ≤ XDD ≤ 5.5V				
D040A			0.25 VDD + 0.8	—	$\overline{\wedge}$	V	1:8V ≤ VDD ≤ 4.5V				
D041		with Schmitt Trigger buffer	0.8 VDD	_	$ \rightarrow $	V V	2,0V)≤ VDD ≤ 5.5V				
		with I ² C [™] levels	0.7 Vdd	— /		X					
		with SMBus™ levels	2.1	$-\langle$		Ìν Ì	$2.7V \le VDD \le 5.5V$				
D042		MCLR	0.8 VDD	\land		∇					
D043A		OSC1 (HS mode)	0.7 Vdd	$\langle \langle \rangle$		V					
D043B		OSC1 (RC mode)	0.9 VDD /		/-/	ν V	(Note 1)				
	lı∟	Input Leakage Current ⁽²⁾									
D060		I/O ports		± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high- impedance at 85°C				
			$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	_±5\	± 1000	nA	125°C				
D061		MCLR ⁽³⁾	$ \neq /$	± 50	± 200	nA	$Vss \le VPIN \le VDD$ at $85^{\circ}C$				
	IPUR	Weak Pull-up Current	/ $/$	$\overline{\}$							
D070*			25 25	∕100 140	200 300	μA	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS				
	Vol	Output Low Voltage ⁽⁴⁾	\rightarrow	•	•	•	•				
D080		I/O ports	\searrow	_	0.6	v	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V				

Legend: TBD = To Be Determined

*

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25% unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. Δ·

Including OSC2 in CLKOUT mode.

29.4 DC Characteristics: PIC16F/LF1826/27-I/E (Continued)

	DC CI	HARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature -40°C} \leq TA \leq +85°C \mbox{ for industrial} \\ \mbox{-40°C} \leq TA \leq +125°C \mbox{ for extended} \end{array}$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
	Voн	Output High Voltage ⁽⁴⁾									
D090		I/O ports	Vdd - 0.7	_	_	V	IOH = 3.5mA, VDD = 5 IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V				
		Capacitive Loading Specs on	o Output Pins								
D101*	COSC2	OSC2 pin	—	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1				
D101A*	Сю	All I/O pins	—	_	50	pF	$\langle \sqrt{-7}$				

Legend: TBD = To Be Determined

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

29.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard O Operating te				ess otherwise stated) 125°C
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	Vінн	Voltage on MCLR/VPP/RA5 pin	8.0	—	9.0	V	(Note 3, Note 4)
D111	Iddp	Supply Current during Programming	—	—	10	mA	\square
D112		VDD for Bulk Erase	2.7	_	VDD max.	V <	
D113	VPEW	VDD for Write or Row Erase	Vdd min.	_	VDD max.	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	—	_	1.0	mA	
D115	IDDPGM	Current on VDD during Erase/Write	—		5.0	mx	
		Data EEPROM Memory				\backslash	
D116	ED	Byte Endurance	100K	_	$\backslash - \backslash$	E/W	-40°C to +85°C
D117	Vdrw	VDD for Read/Write	Vdd min.		-Voo	∕v `	
D118	TDEW	Erase/Write Cycle Time	- <	4.0	5.0	ms	
D119	TRETD	Characteristic Retention	40	\searrow	\searrow	Year	Provided no other specifications are violated
D120	Tref	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	MF	10M	2 –	E/W	-40°C to +85°C
		Program Flash Memory		\sim			
D121	Eр	Cell Endurance	TOK	$\rangle -$	—	E/W	-40°C to +85°C (Note 1)
D122	Vpr	VDD for Read	VDD min.	_	VDD max.	V	
D123	Tiw	Self-timed Write Cycle Time	<u> </u>	2	2.5	ms	
D124	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated

+ Data in "Typ" column is at 3.00, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.2, "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

 \bigvee

查询PIC16F1826供应商 29.6 Thermal Considerations

Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	TBD	°C/W	18-pin PDIP package
			TBD	°C/W	18-pin SOIC package
			TBD	°C/W	20-pin SSOP package
			TBD	°C/W	28-pin UQFN 4x4mm package
			TBD	°C/W	28-pin QFN 6x6mm package
TH02	θJC	Thermal Resistance Junction to Case	TBD	°C/W	18-pin SPDIP package
			TBD	°C/W	18-pin SOIC package
			TBD	°C/W	20-pin SSQP package
			TBD	°C/W	28-pin UQFN 4x4mm package
			TBD	°C/W	28-pin QFN 6x6mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	\land
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	PINTERNAL = 100 x VDD(1)
TH06	Pi/o	I/O Power Dissipation		Ŵ	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	Ŵ	PDER \neq PDMAX (TJ - TA)/ θ JA ⁽²⁾

Legend: TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature


3: T_J = Junction Temperature

查询PIC16F1826供应商

29.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS



29.8 AC Characteristics: PIC16F/LF1826/27-I/E




TABLE 29-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC		0.5	MHz	EC Oscillator mode (low)		
			DC	<u> </u>	4	MHz	EC Oscillator mode (medium)		
			DC /	\sim	32	МНz	EC Oscillator mode (high)		
		Oscillator Frequency ⁽¹⁾	_ /	38,768		kHz	LP Oscillator mode		
			0.1	$/ \neq /$	4	MHz	XT Oscillator mode		
				\mathcal{A}	4	MHz	HS Oscillator mode, VDD $\leq 2.7V$		
			\checkmark		20	MHz	HS Oscillator mode, VDD > 2.7V		
			DC	\searrow	4	MHz	RC Oscillator mode		
OS02	Tosc	External CLKIN Period ⁽¹⁾	27	\searrow	×	μS	LP Oscillator mode		
			250	_	∞	ns	XT Oscillator mode		
		<u>^</u>	50	` —	∞	ns	HS Oscillator mode		
			31.25	—	∞	ns	EC Oscillator mode		
		Oscillator Period ⁽¹⁾	\sim	30.5	—	μS	LP Oscillator mode		
		$ / \rangle \setminus \vee$	250	—	10,000	ns	XT Oscillator mode		
		$ // \land \lor$	50	—	1,000	ns	HS Oscillator mode		
			250	—	—	ns	RC Oscillator mode		
OS03	TCY	Instruction Cycle Time ⁽¹⁾	125	_	DC	ns	Tcy = Fosc/4		
OS04*	TosH,	External CLKIN High,	2	_	—	μS	LP oscillator		
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator		
			20	—	—	ns	HS oscillator		
OS05*	TosR,	External CLKIN Rise,	0	—	×	ns	LP oscillator		
/	Tosk	External CLKIN Fall	0	—	∞	ns	XT oscillator		
	()	parameters are characterized but n	0	—	×	ns	HS oscillator		

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

查询PIC16F1826供应商

TABLE 29-2: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)	
---	--

Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions		
OS08	HFosc	Internal Calibrated HFINTOSC	±2%	_	16.0	_	MHz	$0^{\circ}C \le TA \le +60^{\circ}C, VDD \ge 2.5V$		
		Frequency ⁽²⁾	±3%	_	16.0	_	MHz	$60^{\circ}C \le TA \le +85^{\circ}C$, $VDD \ge 2.5V$		
			±5%	_	16.0	—	MHz	-40°C ≤ TA ≤ +125℃		
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency ⁽²⁾	±2%	Ι	500		kHz	$0^{\circ}C \leq TA \leq 460^{\circ}C, \forall DD \geq 2.5V$		
			±3%		500		kHz	$60^{\circ}C \le TA \le +85^{\circ}C, VDD \ge 2.5V$		
			±5%	l	500		kHz	-40°€≤TA≤+125°C		
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time MFINTOSC	_	_	5	8	μs <			
		Wake-up from Sleep Start-up Time	—	_	20	30	μs			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.


3: By design.

TABLE 29-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2)7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	∕ 4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	—	+0.25%	%	

These parameters are characterized but not tested.

+ Data in "Typ" column is at 30, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



查询PIC16F1826供应商

TABLE 29-4: CLKOUT AND I/O TIMING PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$

Operatir	ng Temperat	_					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾		_	70	ns	VDD <u>₹</u> 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—	_	72	ns	VDD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_	_	ns∠	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50		_/	TIS	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20		$\overline{}$	Ins	
OS18	TioR	Port output rise time ⁽²⁾		40	72 32	ns	VDD = 1.8V VDD = 3.3-5.0V
OS19	TioF	Port output fall time ⁽²⁾		28 15	55	ns	VDD = 1.8V VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25	_ /	$\left(\begin{array}{c} \leftarrow \end{array} \right)$	ns	
OS21*	Tioc	Interrupt-on-change new input level time	25		\bigtriangledown	ns	


These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.

FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





查询PIC16F1826供应商

TABLE 29-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)


Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2	—	-	μS	VDD = 3.3-5V, -40°C to +85°
			5		_	μS	VDD = 3.3-5V
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	ms	VDD = 3.3V-54
32	Tost	Oscillator Start-up Timer Period ^{(1), (2)}		1024		Tosc	(Note 3)
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	—	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.38	2.5	2.65	V.	BORV=2.5V
		, j	1.80	1.9	2.05		BORV=1.9V
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μ s	VDØ S VBOR

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: By design.
 - **3:** Period of the slower clock.
 - **4:** To ensure these voltage tolerances, VpD and VsS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 29-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



查询PIC16F1826供应商 TABLE 29-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating (ng Temperatur		nless otherwis ≤ +125°C	e stated)					
Param No.	Sym.		Characteristic	C	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	_		ns	
				With Prescaler	10	_		ns	\land
41*	T⊤0L	T0CKI Low P	ulse Width	No Prescaler	0.5 TCY + 20	_		ns	
				With Prescaler	10	_		ns	
42*	TT0P	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u>		_	ns	N = pres cale value (2, 4,, 256)
					N				$ \searrow $
45*	T⊤1H	T1CKI High	Synchronous, No Prescaler		0.5 TCY + 20	—	/	ns)
		Time	Synchronous, with Prescaler		15	—		ns	
			Asynchronous		30	_		ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	-/-	1/	ns	\sum
		Time	Synchronous, v	vith Prescaler	15	\prec	1	_ns	×
			Asynchronous		30	— /	$\langle \rightarrow \rangle$	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	/		ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60			ns	
48	FT1		ator Input Frequ abled by setting		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	lge to Timer	2 Tosc	\searrow	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 29-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 29-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$										
Param No.	Sym	Characteris	stic	Min.	Тур†	Max.	Units	Conditions			
CC01*	TCCL	CCRx Input Low Time	No Prescaler	0.5Tcy + 20			ns				
	\bigcirc		With Prescaler	20	-	-	ns				
C€02⊀	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	-	-	ns				
	\sim (With Prescaler	20			ns				
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

查询PIC16F1826供应商

TABLE 29-8: PIC16F/LF1826/27 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)

Operati	ng temp	perature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	10	bit	4
AD02	EIL	Integral Error	_	—	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—		±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error		—	±2	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_	_	±1.5	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage ⁽³⁾	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-) (NOTE 5)
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	-	50	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

- 4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.
- 5: FVR voltage selected must be 2.048V or 4.096V.

PIC16F/LF1826/27 A/D CONVERSION REQUIREMENTS **TABLE 29-9**:


Standard Operating Conditions (unless otherwise stated) /

Operatin	g tempe	erature $-40^{\circ}C \le TA \le +125^{\circ}C$		\langle , \rangle		\geq	
Param No.	Sym.	Characteristic	Min.	Txpt	Max.	Units	Conditions
AD130*	Tad	A/D Clock Period A/D Internal RC Oscillator Period	1.8 1.0	7.6	9.0 6.0	μs μs	Tosc-based ADCS<1:0> = 11 (ADRC mode)
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	Ł		—	TAD	Set GO/DONE bit to conversion complete
AD132*	TACQ	Acquisition Time		5.0	—	μS	


These parameters are characterized but not tested.

Data in "Typ" column is at 3.00, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: The ADRES register may be read on the following TCY cycle.







查询PIC16F1826供应商

TABLE 29-10: COMPARATOR SPECIFICATIONS

Operating	g Conditio	ns: 1.8V < Vdd < 5.5V, -40°C < Ta	< +125°	C (unles	s otherw	vise state	ed).
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage	_	±7.5	±60	mV	
CM02	VICM	Input Common Mode Voltage	0	—	Vdd	V	\land
CM03	CMRR	Common Mode Rejection Ratio		50		dB	
CM04A		Response Time Rising Edge		400	800	ns	High Power Mode, Note 1
CM04B	TRESP	Response Time Falling Edge	_	200	400	ns	High Power Mode, Note 1
CM04C	TRESP	Response Time Rising Edge		1200	_	ns	Low Power Mode, Note 1
CM04D		Response Time Falling Edge		550		ns	Low Power Mode, Note 1
CM05	Тмс2о∨	Comparator Mode Change to Output Valid*	_	_	10	μS	
CM06	CHYSTER	Comparator Hysterisis	_	65	_	, mV	Note 2

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: Comparator Hysteresis is available when the CxHYS bit of the CMxCONO register is enabled.

TABLE 29-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

DAC02* CACC Absolute Accuracy + + 1/2 LSb DAC03* CR Unit Resistor Value (R) - TBD - Ω	Operating	Dperating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).									
DAC02* CACC Absolute Accuracy ± 1/2 LSb DAC03* CR Unit Resistor Value (R) TBD — Ω		Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC03* CR Unit Resistor Value (R)TBDΩ	DAC01*	CLSB	Step Size ⁽²⁾	/ - /	Vpp/32	\nearrow –	V				
	DAC02*	CACC	Absolute Accuracy	$\langle \mathcal{F} \rangle$	\searrow	± 1/2	LSb				
	DAC03*	CR	Unit Resistor Value (R)		TBD	—	Ω				
	DAC04*	CST	Settling Time ⁽¹⁾	Æ	\vee –	10	μS				

* These parameters are characterized but not tested.

Legend: TBD = To Be Determined

Note 1: Settling time measured while DACR<4:0 transitions from '0000' to '1111'.

TABLE 29-12: PIC16F/LF1826/27 LOW DROPOUT (LDO) REGULATOR CHARACTERISTICS:

	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$									
Param No. Sym. Characteristic Min. Typ† Max. Units Conditions										
LD001	LD001 LDQ Regulation Voltage — 3.2 — V									
LD002	_	LBO External Capacitor	0.1	_	1	μF				
*	* These permetees are characterized but not tooted									

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 29-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	r d Operating ng Temperati	g Conditions (unless otherwise stature $-40^{\circ}C \le TA \le +125^{\circ}C$	ted)							
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions			
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	— `	80/	∕ns				
		Clock high to data-out valid	1.8-5.5V	$\wedge -$	100	ns				
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	$\langle \rangle$	45	ns				
		(Master mode)	1.8-5∕.5∀		50	ns				
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V 🥆		45	ns				
			(1.8-5.5V		50	ns				

FIGURE 29-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 29-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $40^{\circ}C \le TA \le +125^{\circ}C$										
Param. No. Symbol Characteristic Min. Max. Units Conditions										
US125	-ТӨТ V2СКL	<u>SYNC RCV (Master and Slave)</u> Data-hold before CK ↓ (DT hold time)	10	_	ns					
US126	TokL2DTL	Data-hold after CK \downarrow (DT hold time)	15	—	ns					

查询PIC16F1826供应商

FIGURE 29-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







FIGURE 29-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)










© 2010 Microchip Technology Inc.


查询PIC16F1826供应商 TABLE 29-15: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SSx↓ to SCKx↓ or SCKx↑ input		Тсү		—	ns	
SP71*	TscH	SCKx input high time (Slave mod	de)	Tcy + 20			ns	\wedge
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20			ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	SCKx edge	100		—	ris	
SP74*	TscH2DIL, TscL2DIL	Hold time of SDIx data input to S	CKx edge	100		7	ns	\sim
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10 /	25	/ n s	
			1.8-5.5V	_	25	50	ns	
SP76*	TdoF	SDOx data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SSx [↑] to SDOx output high-impe	dance	10	\langle	50	NS	
SP78*	TscR	SCKx output rise time	3.0-5.5V	_ \	10	25	> ns	
		(Master mode)	1.8-5.5V	. —	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	$\langle \mathcal{A} \rangle$	10	25	ns	
SP80*	TscH2doV,	SDOx data output valid after	3.0-5.5V	\mathcal{F}	\rightarrow	50	ns	
	TscL2doV	SCKx edge	1.8-5.5		\searrow	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCK	« edge	Tcy		—	ns	
SP82*	TssL2doV	SDOx data output valid after SS	↓ ¢ôłge			50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5 CY + 40		—	ns	

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

FIGURE 29-20: I²C™ BUS START/STOP BITS TIMING





查询PIC16F1826供应商 TABLE 29-16: I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10∖MHz
			SSPx module	1.5Tcy			
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	—	— <	
SP102*	Tr	SDAx and SCLx	100 kHz mode	—	1000	ns	
		rise time	400 kHz mode	20 + 0.1Св	300	TRS	CB is specified to be from 10-400 pF
SP103*	TF	SDAx and SCLx fall	100 kHz mode	—	250	ns /	\sim
		time	400 kHz mode	20 + 0.1CB	250	Ins	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	$\mathcal{F}_{\mathcal{I}}$	ns√	
			400 kHz mode	Q ~	0.9	US	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100	\searrow	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	$\langle \mathcal{A} \rangle$	3500	ns	(Note 1)
		clock	400 kHz mode 🔪	$\left(\overline{} - \overline{} \right)$	/ _	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
SP111	Св	Bus capacitive loading	ýg 🔪 🔨 🔽	<u>` </u>	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C[™] bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TSUDAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode).²C bus specification), before the SCLx line is released.

查询PIC16F1826供应商 TABLE 29-17: CAP SENSE OSCILLATOR SPECIFICATIONS

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μA	
			Medium	-0.8	-1.5	-3	μA	
			Low	-0.1	-0.3	-0.4	μA	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μA	
			Medium	0.6	1.5	2.9	μA	
			Low	0.1	0.25	0.6	μA	
CS03	VСтн	Cap Threshold		—	0.8	—	mV	
CS04	VCTL	Cap Threshold		—	0.4	—	mV	
CS05	VCHYST	CAP HYSTERISIS	High	350	525	725	mV <	
		(VCTH - VCTL)	Medium	250	375	500	mV	
			Low	175	300	425	∕m.V	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 29-22: CAP SENSE OSCILLATOR

查询PIC16F1826供应商 NOTES:



Graphs and charts are not available at this time.

© 2010 Microchip Technology Inc.

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 **31.0 DEVELOPMENT SUPPORT**

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

31.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

查询PIC16F1826供应商

31.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

31.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

31.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

31.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

31.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

查询PIC16F1826供应商 31.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

31.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

31.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

31.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

查询PIC16F1826供应商 31.11 PICkit 2 Development

Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

31.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

31.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

查询PIC16F1826供应商 32.0 PACKAGING INFORMATION

32.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC (.300")




20-Lead SSOP




28-Lead QFN/UQFN






Example



Example



Example



Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


查询PIC16F1826供应商

32.2 Package Details

The following sections give the technical details of the packages.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
C	imension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1		7.50 BSC	
Overall Length	D		11.55 BSC	
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		9.40		
Contact Pad Width	Х			0.60	
Contact Pad Length	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	с	0.09	_	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	_	0.38	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimer	nsion Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensic	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimensior	l Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.127 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

Original release (06/2009)

Revision B (08/09)

Revised Tables 5-3, 6-2, 12-2, 12-3; Updated Electrical Specifications; Added UQFN Package; Added SOIC and QFN Land Patterns; Updated Product ID section.

Revision C (06/10)

Updated Electrical Specification and included Enhanced Core Golden Chapters.

APPENDIX B: MIGRATING FROM OTHER PIC[®] DEVICES

This section provides comparisons when migrating from other similar $\text{PIC}^{\textcircled{R}}$ devices to the PIC16F/LF1826/27 family of devices.

B.1 PIC16F648A to PIC16F/LF1827

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16F/LF1827
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	384
Max. EEPROM (Bytes)	256	256
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>, RA5
Interrupt-on-Change	RB<7:4>	RB<7:0>, Edge Selectable
Comparator	2	2
AUSART/EUSART	1/0	0/2
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	48 kHz or 4 MHz	31 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/2
Enhanced PIC16 CPU	N	Y
MSSPx/SSPx	0	2/0
Reference Clock	N	Y
Data Signal Modulator	N	Y
SR Latch	N	Y
Voltage Reference	N	Y
DAC	Y	Y

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 INDEX

Α

A/D	
Specifications	366
Absolute Maximum Ratings	343
AC Characteristics	
Industrial and Extended	359
Load Conditions	358
ACKSTAT	
ACKSTAT Status Flag	268
ADC	139
Acquisition Requirements	.149
Associated registers	
Block Diagram	
Calculating Acquisition Time	
Channel Selection	140
Configuration	140
Configuring Interrupt	. 144
Conversion Clock	. 140
Conversion Procedure	
Internal Sampling Switch (Rss) IMPEDANCE	149
Interrupts	. 142
Operation	
Operation During Sleep	
Port Configuration	. 140
Reference Voltage (VREF)	.140
Source Impedance	
Special Event Trigger	
Starting an A/D Conversion	
ADCON0 Register	
ADCON1 Register	146
ADDFSR	333
ADDWFC	. 333
ADRESH Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0)	
ADRESL Register (ADFM = 1)	
Alternate Pin Function	.121
Analog-to-Digital Converter. See ADC	
ANSELA Register	
ANSELB Register	
APFCON0 Register	
APFCON1 Register	. 122
Assembler	
MPASM Assembler	380
В	
BAUDCON Register	298

BAUDCON Register	
BF	
BF Status Flag	
Block Diagram	
Capacitive Sensing	
Block Diagrams	
(CCP) Capture Mode Operation	
ADC	
ADC Transfer Function	
Analog Input Model	150, 171
CCP PWM	
Clock Source	
Comparator	
Compare	
Crystal Operation	
Digital-to-Analog Converter (DAC)	

EUSART Receive	288
EUSART Transmit	287
External RC Mode	59
Fail-Safe Clock Monitor (FSCM)	67
Generic I/O Port	121
Interrupt Logic	
On-Chip Reset Circuit	
Peripheral Interrupt Logic	
PIC16F/LF1826/27	12
PIC16F193X/LF193X	18
PWM (Enhanced)	214
Resonator Operation	58
Timer0	175
Timer1	179
Timer1 Gate 18	34, 185, 186
Timer2/4/6	191
Voltage Reference	137
Voltage Reference Output Buffer Example	156
BORCON Register	79
BRA	334
Break Character (12-bit) Transmit and Receive	307
Brown-out Reset (BOR)	
Specifications	
Timing and Characteristics	363

С

C Compilers	
MPLAB C18	380
CALL	335
CALLW	
Capacitive Sensing	
Associated registers w/ Capacitive Sensing	
Specifications	
Capture Module. See Enhanced Capture/Compare/	
PWM(ECCP)	
Capture/Compare/PWM	205
Capture/Compare/PWM (CCP)	
Associated Registers w/ Capture	207
Associated Registers w/ Compare	
Associated Registers w/ PWM	
Capture Mode	
CCPx Pin Configuration	
Compare Mode	
CCPx Pin Configuration	
Software Interrupt Mode	
Special Event Trigger	
Timer1 Mode Resource	
Prescaler	
PWM Mode	
Duty Cycle	211
Effects of Reset	
Example PWM Frequencies and	
Resolutions, 20 MHZ	212
Example PWM Frequencies and	
Resolutions, 32 MHZ	212
Example PWM Frequencies and	
Resolutions, 8 MHz	212
Operation in Sleep Mode	
Resolution	
System Clock Frequency Changes	
PWM Operation	
PWM Overview	
PWM Period	
PWM Setup	

查询PIC16F1826供应商

CCP1CON Register	
CCPR1H Register	35, 36
CCPR1L Register	35, 36
CCPTMRS0 Register	
CCPxAS Register	
CCPxCON (ECCPx) Register	
CLKRCON Register	
Clock Accuracy with Asynchronous Operation	
Clock Sources	
External Modes	
EC	
HS	
LP	
OST	
RC	
XT	
Internal Modes	
HFINTOSC	
Internal Oscillator Clock Switch Timing	
LFINTOSC	
MFINTOSC	
Clock Switching	
CMOUT Register	
CMxCON0 Register	
CMxCON1 Register	173
Code Examples	
A/D Conversion	144
Changing Between Capture Prescalers	
Initializing PORTA	
Initializing PORTB	
Write Verify	
Writing to Flash Program Memory	115
Comparator	
Associated Registers	174
Operation	
Comparator Module	165
Cx Output State Versus Input Conditions	168
Comparator Specifications	
Comparators	
C2OUT as T1 Gate	
Compare Module. See Enhanced Capture/Compare	
PWM (ECCP)	
CONFIG1 Register	50
CONFIG2 Register	
CPSCON0 Register	
CPSCONI Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

DACCON0 (Digital-to-Analog Converter Control 0)	
Register	157
DACCON1 (Digital-to-Analog Converter Control 1)	
Register	157
Data EEPROM Memory	107
Associated Registers	120
Code Protection	108
Reading	108
Writing	
Data Memory	
DC and AC Characteristics	
DC Characteristics	
Extended and Industrial	354
Industrial and Extended	346
Development Support	379

Device Configuration	49
Code Protection	53
Configuration Word	49
User ID	53, 54
Device Overview	. 11, 103, 106
Digital-to-Analog Converter (DAC)	153
Associated Registers	158
Effects of a Reset	155
Specifications	368

Е

ECCP/CCP. See Enhanced Capture/Compare/PWM	
EEADR Registers	107
EEADRH Registers	107
EEADRL Register	
EEADRL Registers	107
EECON1 Register 107,	119
EECON2 Register 107,	120
EEDATH Register	118
EEDATL Register	118
EEPROM Data Memory	
Avoiding Spurious Write	108
Write Verify	117
Effects of Reset	
PWM mode	213
Electrical Specifications	343
Enhanced Capture/Compare/PWM (ECCP)	205
Enhanced PWM Mode	
Auto-Restart	223
Auto-shutdown	222
Direction Change in Full-Bridge Output Mode	220
Full-Bridge Application	
Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	217
Output Relationships (Active-High and	
Active-Low)	215
Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	
Start-up Considerations	
Specifications	
Enhanced Mid-range CPU	
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART)	287
Errata	
EUSART	
Associated Registers	
Baud Rate Generator	300
Asynchronous Mode	
12-bit Break Transmit and Receive	
Associated Registers	
Receive	295
Transmit	
Auto-Wake-up on Break	
Baud Rate Generator (BRG)	
Clock Accuracy	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	
Baud Rate Generator (BRG)	
Auto Baud Rate Detect	304
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
Formulas	

High Baud Rate Select (BRGH Bit)	9
Synchronous Master Mode 308, 313	3
Associated Registers	
Receive	2
Transmit)
Reception	1
Transmission 308	3
Synchronous Slave Mode	
Associated Registers	
Receive	1
Transmit	3
Reception	1
Transmission	3
Extended Instruction Set	
ADDFSR	3
F	
Fail-Safe Clock Monitor67	7
Fail-Safe Condition Clearing67	
Fail-Safe Detection67	
Fail-Safe Operation67	
Reset or Wake-up from Sleep67	
Firmware Instructions	
Fixed Voltage Reference (FVR)	
Associated Registers	З
Flash Program Memory 107	7
Erasing	2
Modifying116	3
Writing	
FSR Register)
FVRCON (Fixed Voltage Reference Control) Register 138	3

L

I ² C Mode (MSSPx)	
Acknowledge Sequence Timing	. 272
Bus Collision	
During a Repeated Start Condition	. 277
During a Stop Condition	
Effects of a Reset	
I ² C Clock Rate w/BRG	
Master Mode	
Operation	. 264
Reception	
Start Condition Timing	
Transmission	
Multi-Master Communication, Bus Collision	
and Arbitration	. 273
Multi-Master Mode	. 273
Read/Write Bit Information (R/W Bit)	. 249
Slave Mode	
Transmission	. 254
Sleep Operation	. 273
Stop Condition Timing	. 272
INDF Register 30, 31, 32, 33, 34, 35, 36, 37, 38, 39	9, 40
Indirect Addressing	
Instruction Format	. 330
Instruction Set	. 329
ADDLW	. 333
ADDWF	. 333
ADDWFC	. 333
ANDLW	. 333
ANDWF	. 333
BRA	. 334
CALL	. 335
CALLW	. 335
LSLF	. 337

LSRF	
	. 337
MOVF	
MOVIW	. 338
MOVLB	. 338
MOVWI	330
OPTION	
Reset	. 339
SUBWFB	341
TRIS	
BCF	. 334
BSF	. 334
BTFSC	334
BTFSS	
CALL	. 335
CLRF	335
CLRW	
CLRWDT	335
COMF	. 335
DECF	335
DECFSZ	
GOTO	. 336
INCF	. 336
INCFSZ	336
IORLW	
IORWF	. 336
MOVLW	338
MOVWF	
NOP	. 339
RETFIE	. 340
RETLW	340
RETURN	
RLF	. 340
RRF	341
SLEEP	
SUBLW	
	341
SUBLWSUBWF	. 341 . 341
SUBLW SUBWF SWAPF	341 341 342
SUBLW SUBWF SWAPF XORLW	. 341 . 341 . 342 . 342
SUBLW SUBWF SWAPF	. 341 . 341 . 342 . 342
SUBLW SUBWF SWAPF XORLW XORWF	. 341 . 341 . 342 . 342 . 342 . 342
SUBLWSUBWFSWAPFSWAPFSUBWFSUBWFSWAPFSWAPFSUBWFSU	. 341 . 341 . 342 . 342 . 342 . 342
SUBLWSUBWFSWAPFSWAPFSUBWFSWAPFSWAPFSWAPFSUBWFSUBWS	. 341 . 341 . 342 . 342 . 342 . 342
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC	. 341 . 341 . 342 . 342 . 342 . 342 91
SUBLWSUBWFSWAPFSWAPFSUBWFSWAPFSWAPFSWAPFSUBWFSUBWS	. 341 . 341 . 342 . 342 . 342 . 342 91
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications	. 341 . 341 . 342 . 342 . 342 . 342 91
SUBLWSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSUBWESUBW	. 341 . 341 . 342 . 342 . 342 91
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address	. 341 . 341 . 342 . 342 . 342 . 342 . 342 91 . 360 . 149 . 402
SUBLWSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSWAPFSUBWESUBW	. 341 . 341 . 342 . 342 . 342 . 342 . 342 91 . 360 . 149 . 402
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change	. 341 . 341 . 342 . 342 . 342 . 342 91 . 360 . 149 . 402 . 133
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers	. 341 . 341 . 342 . 342 . 342 . 342 91 . 360 . 149 . 402 . 133 . 135
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts	. 341 . 342 . 345 . 345
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC	. 341 . 342 . 345 . 345
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts	. 341 . 342 . 345 . 345
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated registers w/ Interrupts	. 341 342 342 . 342 . 345 . 342 . 345 . 34
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated registers w/ Interrupts Configuration Word w/ Clock Sources	. 341 341 342 342 342 . 342 . 342 . 342 . 342 . 149 . 133 . 135 . 144 99 71
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA.	341 342 342 342 342 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91 91
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources	341 342 342 342 342 91 91 91 91 91 91 91 91 91 91 91 91 91
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA.	341 342 342 342 342 91 91 91 91 91 91 91 91 91 91 91 91 91
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC ASSociated Registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC ADC Associated registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications IOCBF Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360 134
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC ADC Associated registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360 134
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications IOCBF Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers w/ Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications IOCBF Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360
SUBLW SUBWF SWAPF XORLW XORWF INTCON Register Internal Oscillator Block INTOSC Specifications Internal Sampling Switch (Rss) IMPEDANCE Internet Address Interrupt-On-Change Associated Registers Interrupts ADC Associated Registers Interrupts Configuration Word w/ Clock Sources Configuration Word w/ PORTA Configuration Word w/ PORTA Configuration Word w/ Reference Clock Sources TMR1 INTOSC Specifications IOCBF Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 99 71 . 127 75 . 183 . 360
SUBLWSUBWFSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSVORLWSORWFINTCON RegisterInternal Oscillator Block INTOSC SpecificationsInternal Sampling Switch (Rss) IMPEDANCEInternet AddressInterrupt-On-ChangeAssociated RegistersInterruptsADCAssociated Registers w/ InterruptsConfiguration Word w/ Clock SourcesConfiguration Word w/ PORTAConfiguration Word w/ Reference Clock SourcesTMR1INTOSC SpecificationsIOCBF RegisterIOCBP RegisterIOCBP Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 91
SUBLWSUBWFSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSVORLWSORWFINTCON RegisterInternal Oscillator Block INTOSC SpecificationsInternal Sampling Switch (Rss) IMPEDANCEInternet AddressInterrupt-On-ChangeAssociated RegistersInterruptsADCAssociated Registers w/ InterruptsConfiguration Word w/ Clock SourcesConfiguration Word w/ PORTAConfiguration Word w/ PORTAConfiguration Word w/ Reference Clock SourcesTMR1INTOSC SpecificationsIOCBF RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 . 133 . 135 . 144 . 127 . 183 . 360 . 134 . 134 . 134 . 134 . 134 . 134
SUBLWSUBWFSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSVORLWSORWFINTCON RegisterInternal Oscillator Block INTOSC SpecificationsInternal Sampling Switch (Rss) IMPEDANCEInternet AddressInterrupt-On-ChangeAssociated RegistersInterruptsADCAssociated Registers w/ InterruptsConfiguration Word w/ Clock SourcesConfiguration Word w/ PORTAConfiguration Word w/ PORTAConfiguration Word w/ Reference Clock SourcesTMR1INTOSC SpecificationsIOCBF RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 . 133 . 135 . 144 . 127 . 183 . 360 . 134 . 134 . 134 . 134 . 134 . 134
SUBLWSUBWFSUBWFSUBWFSUBWFSWAPFSWAPFXORLWXORWFINTCON RegisterInternal Oscillator Block INTOSC Specifications Specifications Specifications Internal Sampling Switch (Rss) IMPEDANCEInternet Address Interrupt-On-ChangeAssociated Registers Associated Registers ADC Associated registers w/ InterruptsConfiguration Word w/ Clock SourcesConfiguration Word w/ PORTAConfiguration Word w/ PORTAConfiguration Word w/ Reference Clock SourcesTMR1 INTOSC SpecificationsIOCBF RegisterIOCBP RegisterIOCBP RegisterIOCBP Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 . 133 . 135 . 144 . 127 . 183 . 360 . 134 . 134 . 134 . 134 . 124 . 129
SUBLWSUBWFSUBWFSWAPFSWAPFSWAPFSWAPFSWAPFSVORLWSORWFINTCON RegisterInternal Oscillator Block INTOSC SpecificationsInternal Sampling Switch (Rss) IMPEDANCEInternet AddressInterrupt-On-ChangeAssociated RegistersInterruptsADCAssociated Registers w/ InterruptsConfiguration Word w/ Clock SourcesConfiguration Word w/ PORTAConfiguration Word w/ PORTAConfiguration Word w/ Reference Clock SourcesTMR1INTOSC SpecificationsIOCBF RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP RegisterIOCBP Register	. 341 . 341 . 342 . 342 . 342 . 342 . 342 . 342 . 149 . 402 . 133 . 135 . 144 . 133 . 135 . 144 . 127 . 183 . 360 . 134 . 135 . 136 . 149 . 149 . 149 . 133 . 135 . 149 . 133 . 135 . 144 . 134 . 135

查询PIC16F1826供应商

ľ	l	/	
-	-	-	

Master Synchronous Serial Port. See MSSPx

	~~
MCLR	
Internal	80
MDCARH Register	202
MDCARL Register	203
MDCON Register	200
MDSRC Register	201
Memory Organization	19
Data	22
Program	19
Microchip Internet Web Site	402
Migrating from other PIC Microcontroller Devices	393
MOVIW	338
MOVLB	338
MOVWI	339
MPLAB ASM30 Assembler, Linker, Librarian	380
MPLAB Integrated Development Environment Software	e379
MPLAB PM3 Device Programmer	382
MPLAB REAL ICE In-Circuit Emulator System	381
MPLINK Object Linker/MPLIB Object Librarian	380
MSSPx	233
I ² C Mode	244
I ² C Mode Operation	
SPI Mode	236
SSPxBUF Register	
SSPxSR Register	
-	

0

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OSCCON Register	69
Oscillator	
Associated Registers	71
Oscillator Module	
ECH	55
ECL	55
ECM	
HS	55
INTOSC	55
LP	
RC	55
XT	
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	
Oscillator Switching	
Fail-Safe Clock Monitor	67
Two-Speed Clock Start-up	65
OSCSTAT Register	70
OSCTUNE Register	71

Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM (ECCP)	. 214
Packaging	. 383
Marking	. 383
PDIP Details	. 384
PCL and PCLATH	18
PCL Register	9, 40
PCLATH Register 30, 31, 32, 33, 34, 35, 36, 37, 38, 39	9, 40
PCON Register	1, 83
PIE1 Register	1, 92

PIE2 Register PIE3 Register	94
PIE4 Register	
Pin Diagram	
PIC16F/LF1826/27, 18-pin PDIP/SOIC	5
PIC16F/LF1826/27, 28-pin QFN/UQFN	6
Pinout Descriptions	
PIC16F/LF1826/27	13
PIR1 Register	30, 96
PIR2 Register	0, 31, 97
PIR3 Register	
PIR4 Register	
PORTA	123
ANSELA Register	123
Associated Registers	
PORTA Register	
Specifications	
PORTA Register	
PORTB	
Additional Pin Functions	
Weak Pull-up	120
ANSELB Register	
Associated Registers	
Interrupt-on-Change	
P1B/P1C/P1D.See Enhanced Capture/Company	
PWM+ (ECCP+)	
Pin Descriptions and Diagrams	
PORTB Register	
PORTB Register	
Power-Down Mode (Sleep)	
Associated Registers	
Power-on Reset	
Power-up Time-out Sequence	80
Power-up Timer (PWRT)	
Specifications	364
PR2 Register	
Precision Internal Oscillator Parameters	
Program Memory	
Map and Stack (PIC16F/LF1826)	
Map and Stack (PIC16F/LF1826/27)	
Programming, Device Instructions	329
PSTRxCON Register	232
PWM (ECCP Module)	
PWM Steering	225
Steering Synchronization	
PWM Mode. See Enhanced Capture/Compare/PWM	
PWM Steering	
PWMxCON Register	
_	
R	
RCREG	294
RCREG Register	
RCSTA Register	
Reader Response	
Read-Modify-Write Operations	
Reference Clock	
Associated Registers	
Registers	
ADCON0 (ADC Control 0)	115
ADCON1 (ADC Control 1) ADRESH (ADC Result High) with ADFM = 0)	140
ADRESH (ADC Result High) with $ADFM = 1$)	
ADRESL (ADC Result Low) with ADFM = 0)	
ADRESL (ADC Result Low) with ADFM = 1)	148

APFCON0 (Alternate Pin Function Control 0)	
APFCON1 (Alternate Pin Function Control 1)	
BAUDCON (Baud Rate Control)	298
BORCON Brown-out Reset Control)	79
CCPTMRS0 (PWM Timer Selection Control 0)	229
CCPxAS (CCPx Auto-Shutdown Control)	230
CCPxCON (ECCPx Control)	
CLKRCON (Reference Clock Control)	7/
CMOUT (Comparator Output)	
CMxCON0 (Cx Control)	
CMxCON1 (Cx Control 1)	
Configuration Word 1	50
Configuration Word 2	52
CPSCON0 (Capacitive Sensing Control Register 0) 320
CPSCON1 (Capacitive Sensing Control Register 1	
DACCON0	
DACCON1	
EEADRL (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2)	
EEDATH (EEPROM Data)	118
EEDATL (EEPROM Data)	118
FVRCON	138
INTCON (Interrupt Control)	
IOCBF (Interrupt-on-Change Flag)	
IOCBN (Interrupt-on-Change Negative Edge)	
IOCBP (Interrupt-on-Change Positive Edge)	
LATA (Data Latch PORTA)	
LATB (Data Latch PORTB)	129
MDCARH (Modulation High Carrier Control	
Register)	202
MDCARL (Modulation Low Carrier Control Registe	
MUJUUN (MOQUIAIION CONTOL REGISTED	
MDCON (Modulation Control Register)	201
MDSRC (Modulation Source Control Register)	201
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION)	201 177
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control)	201 177 69
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status)	201 177 69 70
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning)	201 177 69 70 71
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register)	201 177 69 70 71 83
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control)	201 177 69 70 71 83 83
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control)	201 177 69 70 71 83 83
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1)	201 177 69 70 71 83 83 92
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2)	201 177 69 70 71 83 83 92 93
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3)	201 177 69 70 71 83 83 92 93 94
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4)	201 177 69 70 71 83 83 92 93 94 95
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1)	201 177 69 70 71 83 83 92 93 94 95 96
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Regust 2)	201 177 69 70 71 83 92 93 94 95 96 97
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3)	201 177 69 70 71 83 93 92 93 94 95 96 97 98
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4)	201 177 69 70 71 83 92 93 94 95 96 97 98 99
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3)	201 177 69 70 71 83 92 93 94 95 96 97 98 99
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 129
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB PSTRxCON (PWM Steering Control)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 129 232
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTB. PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 129 232 231
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 129 232 231 304
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 129 232 231 304 297
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTB. PORTB. PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG. RCSTA (Receive Status and Control) SPBRGH.	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 232 231 304 297 299
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB. POSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control) SPBRGH SPBRGL	201 177 69 70 71 83 92 93 94 95 96 97 98 99 129 231 304 297 299 299
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Register 1) PIR3 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB. PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control) SPBRGL Special Function, Summary	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 231 231 304 297 299 30
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB. PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control) SPBRGL Special Function, Summary SRCON0 (SR Latch Control 0)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 129 231 304 297 299 30 30 304 297 299 30
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PORTA PORTB PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG SPBRGL SPBRGL SPBRGL SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 129 231 304 297 299 30 30 304 297 299 30
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 4) PORTA PORTB. PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control) SPBRGL Special Function, Summary SRCON0 (SR Latch Control 0)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 129 231 304 297 299 30 30 304 297 299 30
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PORTA PORTB PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCEG SPBRGH SPBRGL Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPxADD (MSSPx Address and Baud Rate,	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 299 209 209 304 297 209 304 162
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCREG RCSTA (Receive Status and Control) SPBRGL SPBRGL SPCON1 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPxADD (MSSPx Address and Baud Rate, I ² C Mode)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 297 231 304 297 299 161 162 286
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PORTA PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCEG RCSTA (Receive Status and Control) SPBRGH SPBRGL SPCON1 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPxADD (MSSPx Address and Baud Rate, I ² C Mode) SSPxCON1 (MSSPx Control 1)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 297 299 209 304 286 283
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCEG RCSTA (Receive Status and Control) SPBRGH SPBRGL Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPxADD (MSSPx Address and Baud Rate, I ² C Mode) SSPxCON1 (MSSPx Control 1) SSPxCON2 (SSPx Control 2)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 297 299 209 304 162 286 283 284
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION) OSCCON (Oscillator Control) OSCSTAT (Oscillator Status) OSCTUNE (Oscillator Tuning) PCON (Power Control Register) PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIR1 (Peripheral Interrupt Register 1) PIR2 (Peripheral Interrupt Reguest 2) PIR3 (Peripheral Interrupt Request 3) PIR4 (Peripheral Interrupt Request 3) PORTA PORTA PORTB PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCEG RCSTA (Receive Status and Control) SPBRGH SPBRGL SPCON1 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPxADD (MSSPx Address and Baud Rate, I ² C Mode) SSPxCON1 (MSSPx Control 1)	201 177 69 70 71 83 92 93 94 95 96 97 98 99 124 297 299 209 304 297 304 297 304 299 304 162 286 284 285

SSPxSTAT (SSPx Status)	
STATUS	
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	188
TRISA (Tri-State PORTA)	124
TRISB (Tri-State PORTB)	129
TXCON	
TXSTA (Transmit Status and Control)	296
WDTCON (Watchdog Timer Control)	105
WPUB (Weak Pull-up PORTB)	125, 130
Reset	77, 339
Reset Instruction	80
Resets	77
Associated Registers	84
Revision History	393
-	

S

Shoot-through Current	24
Software Simulator (MPLAB SIM)	
SPBRG Register	
SPBRGH Register	
SPBRGL Register	
Special Event Trigger	
Special Function Registers (SFRs)	30
SPI Mode (MSSPx)	40
Associated Registers	
SPI Clock	
SR Latch	
Associated registers w/ SR Latch 1	
SRCON0 Register 1	
SRCON1 Register 1	
SSP1ADD Register	
SSP1BUF Register	
SSP1CON Register	
SSP1CON2 Register	
SSP1CON3 Register	
SSP1MSK Register	34
SSP1STAT Register	34
SSP2ADD Register	34
SSP2BUF Register	34
SSP2CON1 Register	
SSP2CON2 Register	34
SSP2CON3 Register	
SSP2MSK Register	
SSP2STAT Register	
SSPxADD Register	
SSPxCON1 Register	
SSPxCON2 Register	
SSPxCON3 Register	
SSPxMSK Register	
SSPxOV	
SSPxOV Status Flag	
SSPxSTAT Register	
R/W Bit	
Stack	
Accessing	
Reset	
Stack Overflow/Underflow	
STATUS Register	
SUBWFB	
000 11 0	
Т	
T1CON Register	87

T1CON Register	
T1GCON Register	
T2CON Register	
Thermal Considerations	

查询PIC16F1826供应商 Timer0

Timer0	75, 194
Associated Registers	
Operation	
Specifications	
Timer1	
Associated registers	
Asynchronous Counter Mode	
Reading and Writing	
Clock Source Selection	
Interrupt	
Operation	
Operation During Sleep	
Oscillator	
Prescaler	
Specifications	
Timer1 Gate	
Selecting Source	181
TMR1H Register	
TMR1L Register	
Timer2	
Associated registers	194
Timer2/4/6	
Associated registers	
Timers	
Timer1	
T1CON	187
T1GCON	
Timer2/4/6	100
TXCON	102
Timing Diagrams	193
A/D Conversion	267
A/D Conversion	
Acknowledge Sequence Asynchronous Reception	
Asynchronous Reception Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	
Asynchronous Transmission (Back to Back) Auto Wake-up Bit (WUE) During Normal Operatic	
Auto Wake-up Bit (WUE) During Normal Operation	
Auto wake-up Bit (WOE) During Sleep	
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Arbitration During Start	
	276
Condition Brown-out Reset (BOR)	
Brown-out Reset Situations	
Bus Collision During a Repeated Start Condition	777
(Case 1)	
Bus Collision During a Repeated Start Condition	777
(Case 2)	
Bus Collision During a Start Condition (SCL = 0).	
Bus Collision During a Stop Condition (Case 1)	
Bus Collision During a Stop Condition (Case 2)	
Bus Collision During Start Condition (SDA only)	
Bus Collision for Transmit and Acknowledge	
CLKOUT and I/O	
Clock Synchronization	
Clock Timing	
Comparator Output	
Enhanced Capture/Compare/PWM (ECCP)	
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output21	
I ² C Bus Data	373
I ² C Bus Start/Stop Bits	372
I ² C Master Mode (7 or 10-Bit Transmission)	269

I ² C Master Mode (7-Bit Reception)	
I ² C Stop Condition Receive or Transmit Mode	. 273
INT Pin Interrupt	89
Internal Oscillator Switch Timing	63
PWM Auto-shutdown	
Firmware Restart	. 222
PWM Direction Change	
PWM Direction Change at Near 100% Duty Cycle	. 221
PWM Output (Active-High)	
PWM Output (Active-Low)	
Repeat Start Condition	
Reset Start-up Sequence	81
Reset, WDT, OST and Power-up Timer	. 362
Send Break Character Sequence	
SPI Master Mode (CKE = 1, SMP = 1)	
SPI Mode (Master Mode)	
SPI Slave Mode (CKE = 0)	
SPI Slave Mode (CKE = 1)	
Synchronous Reception (Master Mode, SREN)	
Synchronous Transmission	
Synchronous Transmission (Through TXEN)	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	
Two Speed Start-up	
	00
USART Synchronous Receive (Master/Slave)	369
USART Synchronous Receive (Master/Slave)	
USART Synchronous Transmission (Master/Slave)	. 369
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications	. 369 . 102
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	. 369 . 102 . 360
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology	. 369 . 102 . 360
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements	. 369 . 102 . 360 . 358
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data	. 369 . 102 . 360 . 358 . 374
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode	. 369 . 102 . 360 . 358 . 374 . 372
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register	. 369 . 102 . 360 . 358 . 374 . 372 30
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register TMR1L Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register TMR1L Register TMR2 Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30 0, 38
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register TMR1L Register TMR1L Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30 0, 38 . 342
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register TMR1L Register TMR1L Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30 0, 38 . 342 , 124
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock Timing Parameter Symbology Timing Requirements I ² C Bus Data SPI Mode TMR0 Register TMR1H Register TMR1L Register TMR1L Register	. 369 . 102 . 360 . 358 . 374 . 372 30 30 0, 38 . 342 , 124 . 128
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 0, 38 . 342 , 124 . 128 , 129
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 0, 38 . 342 , 124 . 128 , 129 65
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 0, 38 . 342 , 124 . 128 , 129 65 . 193
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 0, 38 . 342 . 124 . 128 . 129 65 . 193 . 213
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 0, 38 . 342 . 124 . 128 . 129 65 . 193 . 213 . 289
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 30 . 342 . 128 . 129 65 . 213 . 213 . 289 33
USART Synchronous Transmission (Master/Slave) Wake-up from Interrupt	. 369 . 102 . 360 . 358 . 374 . 372 30 30 30 30 0, 38 . 342 . 124 . 128 . 193 . 213 . 213 . 289 33 . 296

U USART

Synchronous Master Mode	
Requirements, Synchronous Receive	369
Requirements, Synchronous Transmission	369
Timing Diagram, Synchronous Receive	369
Timing Diagram, Synchronous Transmission	369

V

VREF. SEE ADC Reference Voltage

W

Wake-up on Break	305
Wake-up Using Interrupts	102
Watchdog Timer (WDT)	80
Modes	104
Specifications	

WCOL	
WCOL Status Flag	
WDTCON Register	
WPUB Register	
Write Protection	
WWW Address	
WWW, On-Line Support	9

查询PIC16F1826供应商 NOTES:

查询PIC16F1826供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询PIC16F1826供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
From	: Name			
	_			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Application (optional):				
Would you like a reply?YN				
Device: PIC16F/LF1826/27 Literature Number: DS41391C				
Questions:				
1. V	1. What are the best features of this document?			
_				
_				
2. ⊦	2. How does this document meet your hardware and software development needs?			
_				
3. C	3. Do you find the organization of this document easy to follow? If not, why?			
4 V	What additions to the decument do y	ou think would onhance the structure and subject?		
4. V	4. What additions to the document do you think would enhance the structure and subject?			
5. V	. What deletions from the document could be made without affecting the overall usefulness?			
		<u> </u>		
_				
6. Is	. Is there any incorrect or misleading information (what and where)?			
_				
7. ⊢	low would you improve this docume	nt?		
_				
_				

查询PIC16F1826供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x íxx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F1826 - I/ML 301 = Industrial temp., QFN package, Extended VDD limits, QTP pattern #301. b) PIC16F1826 - I/P = Industrial temp., PDIP
Device:	PIC16F1826 ⁽¹⁾ , PIC16F1827 ⁽¹⁾ , PIC16F1826T ⁽²⁾ , PIC16F1827T ⁽²⁾ ; VDD range 1.8V to 5.5V PIC16LF1826 ⁽¹⁾ , PIC16LF1827 ⁽¹⁾ , PIC16LF1826T ⁽²⁾ , PIC16LF1827T ⁽²⁾ ; VDD range 1.8V to 3.6V	 package, Extended VDD limits. c) PIC16F1827 - E/SS= Extended temp., SSOP package, normal VDD limits.
Temperature Range:	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	
Package:	ML = Micro Lead Frame (QFN) 6x6 MV = Micro Lead Frame (UQFN) 4x4 P = Plastic DIP SO = SOIC SS = SSOP	 Note 1: F = Wide Voltage Range LF = Standard Voltage Range 2: T = in tape and reel SOIC, SSOP, and QFN/UQFN packages only.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10