2010 Microchip Technology Inc.

dzsc.com

MICROCHIP

PIC16F/LF1946/47 Data Sheet

64-Pin Flash-Based, 8-Bit

CMOS Microcontrollers with

LCD Driver and nanoWatt XLP Technology

Preliminary

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U S A, and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-480-3

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO® MCUs and dsPIO® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



64-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology

Devices Included In This Data Sheet:

- PIC16F1946
- PIC16F1947
- PIC16LF1946 PIC16LF1947

High-Performance RISC CPU:

- Only 49 Instructions to Learn:
- All single-cycle instructions except branchesOperating Speed:
- DC 32 MHz oscillator/clock input
- DC 32 Min2 Oscillator/clock inp
 DC 125 ns instruction cycle
- Up to 16K x 14 Words of Flash Program Memory
- Up to 1024 Bytes of Data Memory (RAM)
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes
- Processor Read Access to Program Memory

Special Microcontroller Features:

- Precision Internal Oscillator:
 - Factory calibrated to ±1%, typical
- Software selectable frequency range from 32 MHz to 31 kHz
- Power-Saving Sleep mode
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR):
- Selectable between two trip points
- Disable in Sleep option
- · Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- High Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM retention: > 40 years
- Wide Operating Voltage Range:
 - 1.8V-5.5V (PIC16F1946/47)
 - 1.8V-3.6V (PIC16LF1946/47)

PIC16LF1946/47 Low-Power Features:

- Standby Current:
- 60 nA @ 1.8V, typical
- Operating Current:
 - 7.0 μA @ 32 kHz, 1.8V, typical (PIC16LF1946/47)
 - 75 μA @ 1 MHz, 1.8V, typical (PIC16LF1946/47)
- Timer1 Oscillator Current:
- 600 nA @ 32 kHz, 1.8V, typical
- Low-Power Watchdog Timer Current:
 - 500 nA @ 1.8V, typical (PIC16LF1946/47)

Peripheral Features:

- Up to 54 I/O Pins and 1 Input-only pin:
 - High-current source/sink for direct LED driveIndividually programmable Interrupt-on-pin
 - change pinsIndividually programmable weak pull-ups
- Integrated LCD Controller:
 - Up to 184 segments
 - Variable clock input
 - Contrast control
 - Internal voltage reference selections
- Capacitive Sensing (CSM) Module (mTouch[™]):
 - Up to 16 selectable channels
- A/D Converter:
 - 10-bit resolution and up to 14 channels
 - Selectable 1.024/2.048/4.096V voltage reference
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - Dedicated low-power 32 kHz oscillator driver
 - 16-bit timer/counter with prescaler
 - External Gate Input mode with toggle and single shot modes
 - Interrupt-on-gate completion
- Timer2, 4, 6: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture, Compare, PWM Modules (CCP):
- 16-bit Capture, max. resolution 125 ns
- 16-bit Compare, max. resolution 125 ns
- 10-bit PWM, max. frequency 31.25 kHz
- Three Enhanced Capture, Compare, PWM Modules (ECCP):
 - 3 PWM time-base options
 - Auto-shutdown and auto-restart
 - PWM steering
 - Programmable Dead-band Delay

查询PIC16F1946供应商


Peripheral Features (Continued):

- Two Master Synchronous Serial Ports (MSSPs) with SPI and I²C[™] with:
 - 7-bit address masking
 - SMBus/PMBus[™] compatibility
 - Auto-wake-up on start
- Two Enhanced Universal Synchronous:
- Asynchronous Receiver Transmitters (EUSARTs)
- RS-232, RS-485 and LIN compatible
- Auto-Baud Detect
- SR Latch (555 Timer):
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications
- 2 Comparators:
 - Rail-to-rail inputs/outputs
 - Power mode control
 - Software enable hysteresis
- Voltage Reference Module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

PIC16F/LF1946/47 Family Types

Device	Program Memory Flash (words)	Data EEPROM (bytes)	SRAM (bytes)	s,0/I	10-bit A/D (ch)	CapSense (ch)	Comparators	Timers 8/16-bit	EUSART	I²C™/SPI	ECCP	ССР	ГСD
PIC16F1946 PIC16LF1946	8192	256	512	54	17	17	3	4/1	2	2	3	2	184/4
PIC16F1947 PIC16LF1947	16384	256	1024	54	17	17	3	4/1	2	2	3	2	184/4

Pin Diagram – 64-Pin TQFP/QFN (PIC16F/LF1946/47)



© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

TABLE 1: 64-PIN SUMMARY(PIC16F/LF1946/47)

			-		· ·			,					_		
0/1	64-Pin TQFP, QFN	ANSEL	Q/Y	Reference	Cap Sense	Comparator	SR Latch	Timers	ССР	USART	MSSP	ГСD	Interrupt	dn-IInd	Basic
RA0	24	Υ	AN0	-	CPS0		-	_	-	_	—	SEG33	-		—
RA1	23	Υ	AN1		CPS1	_	-	_		_	_	SEG18	_		_
RA2	22	Y	AN2	VREF-	CPS2	_	_	_				SEG34	_		
	21	Y													
RA3		T	AN3	VREF+	CPS3	-	_		_			SEG35	_	_	_
RA4	28		—	_	—	_	—	TOCKI	—	—	-	SEG14	—	_	—
RA5	27	Y	AN4	—	CPS4	—	_	—	-	—		SEG15	_	_	—
RA6	40	—	_	_	-	_	_	_	_	—	_	SEG36	_	_	OSC2/ CLK- OUT
RA7	39	_		_	—	_	_	—	_	—	-	SEG37	_	_	OSC1/ CLKIN
RB0	48	—	-	—	—	—	SRI	—	FLT0	—	_	SEG30	INT/ IOC	Y	_
RB1	47	—	—	—	—	—	—	—	—	—	—	SEG8	IOC	Y	—
RB2	46	I	_	_	_		_	_	_	-	_	SEG9	IOC	Y	_
RB3	45	_	_	_	_	_	_	_	_	_	_	SEG10	IOC	Y	_
RB4	44	_	_	_			_		_	_	_	SEG11	IOC	Y	
RB5	43	-	_	_	_	_	_	T1G	_	_	_	SEG29	IOC	Y	
RB6	42	_	_	_	-	-	—	-	_	—	_	SEG38	IOC	Y	ICSP- CLK/ ICDCLK
RB7	37	-	_	—	—	_	_	-	_	—	-	SEG39	IOC	Y	ICSP- DAT/ ICDDAT
RC0	30				—	_	_	T1OSO/ T1CKI		—	-	SEG40	_	_	—
RC1	29	_		_	—	_	_	T1OSI	CCP2 ⁽¹⁾ / P2A ⁽¹⁾	—	-	SEG32	_	_	-
RC2	33	_			—	—		—	CCP1/ P1A	-	—	SEG13			—
RC3	34	-		_	—	_	_	—	_	—	SCK1/ SCL1	SEG17	_	_	—
RC4	35	-	—	_	_	_	_	_	_	—	SDI1/ SDA1	SEG16	_	_	_
RC5	36	—		-	—	—	_	—	-	—	SDO1	SEG12	—	_	—
RC6	31				—	_		—		TX1/ CK1	-	SEG27			—
RC7	32	-	—	_	_	_	_	_	_	RX1/ DT1	-	SEG28	_	_	_
RD0	58	_	_	_	—	_		—	P2D ⁽²⁾	—		SEG0	_		—
RD1	55	_	_	_	—	-	_	_	P2C ⁽²⁾	_	—	SEG1	_	_	—
RD2	54	_	_	—	_	_	—	_	P2B ⁽²⁾	_	_	SEG2	_	—	—
RD3	53	-	_	_		_	_	_	P3C ⁽²⁾	_	_	SEG3	_	_	_
									P3B ⁽²⁾						
RD4	52	_	—	_	—	_	_	—		—	SDO2	SEG4	—	—	-
RD5	51	-	_	_	_	_	_	_	P1C ⁽²⁾	_	SDI2 SDA2	SEG5	_		_
RD6	50	-	_	_	—	—	-	—	P1B ⁽²⁾	—	SCK2/ SCL2	SEG6	_	_	_

Note 1: Pin functions can be moved using the APFCON register(s). Default location.

2: Pin function can be moved using the <u>APFCON</u> register. Alternate location.

3: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.

4: See Section 8.0.

JP1C: TABI	16F _E 1	1946 :	6 <u>4-P</u>	商 IN SUM	MARY(PIC16F	/LF194	6/47) ((Continue	ed)					
0/I	64-Pin TQFP, QFN	ANSEL	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	ССР	USART	MSSP	ГСD	Interrupt	Pull-up	Basic
RD7	49		—	—		—	_	-	—		SS2	SEG7		—	
RE0	2	Y		_		_	-	-	P2D ⁽¹⁾			VLCD1		—	_
RE1	1	Y	_	_	_	_	_	_	P2C ⁽¹⁾	_	-	VLCD2	_	_	
RE2	64	Y	_	_	_	_	_	_	P2B ⁽¹⁾	_		VLCD3	_	_	
RE3	63	-		_	_	_	_	_	P3C ⁽¹⁾	_	I	COM0	_	_	
RE4	62	_	_	_	_	_	_	_	P3B ⁽¹⁾	_	_	COM1	_	_	_
RE5	61	-	_	_	_	_	_	_	P1C ⁽¹⁾	_	_	COM2	_	_	_
RE6	60		_		_	_	_	_	P1B ⁽¹⁾	_	_	COM3	_	_	_
RE7	59	_	_	_	_	—	_	_	CCP2 ⁽²⁾ / P2A ⁽²⁾	_	—	SEG31	_	—	_
RF0	18	Y	AN16	_	CPS16	C1IN0- C2IN0-	-	_	_	_	—	SEG41	_	—	VCAF
RF1	17	Y	AN6	_	CPS6	C2OUT	SRNQ		_		_	SEG19		_	_
RF2	16	Y	AN7	_	CPS7	C10UT	SRQ	_	_	_		SEG20	_	_	_
RF3	15	Y	AN8		CPS8	C1IN2- C2IN2- C3IN2-		_	_	_	—	SEG21	_	—	-
RF4	14	Υ	AN9	_	CPS9	C2IN+			—			SEG22		_	
RF5	13	Y	AN10	DACOUT	CPS10	C1IN1- C2IN1-			_		_	SEG23		—	
RF6	12	Y	AN11	—	CPS11	C1IN+	_		—	_	—	SEG24	_	—	
RF7	11	Y	AN5	—	CPS5	C1IN3- C2IN3- C3IN3-		_	—	_	SS1	SEG25	_	—	
RG0	3	I	_	—		—			CCP3 P3A		—	SEG42		—	
RG1	4	Y	AN15	—	CPS15	C3OUT	_	—	—	TX2/ CK2	_	SEG43	_	—	
RG2	5	Y	AN14	—	CPS14	C3IN+	_	—	—	RX2/ DT2	—	SEG44	—	_	
RG3	6	Y	AN13	—	CPS13	C3IN0-	_	_	CCP4 P3D	_	_	SEG45	_	—	
RG4	8	Y	AN12	—	CPS12	C3IN1-			CCP5 P1D	_	_	SEG26	_	—	
RG5	7		—	—	-	—			_		—	—		Y(2)	MCL VP
Vdd	10 26 38 57	_	_	_		_	_	_	_		_	_		—	VD
Vss	9 25 41 56		_	_	_	_	_	_	_	_	—	_	_	_	Vs
AVDD	19	—	_	_	—	—	—	—	_	—	—	_	—	—	AV
AVss	20	_	_	_	_	_	_	_	_	_	_	_	_	_	AVs

Note 1: Pin functions can be moved using the APFCON register(s). Default location.

2: Pin function can be moved using the APFCON register. Alternate location.

3: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.

4: See Section 8.0.

查询PIC16F1946供应商 Table of Contents

1.0	Device Overview	
2.0	Enhanced Mid-Range CPU	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	
6.0	Resets	
7.0	Interrupts	
8.0	Low Dropout (LDO) Voltage Regulator	
9.0	Power-Down Mode (Sleep)	
10.0	Watchdog Timer	
11.0		
	I/O Ports	
	Interrupt-On-Change	
	Fixed Voltage Reference (FVR)	
	Temperature Indicator Module	
	Analog-to-Digital Converter (ADC) Module	
17.0	Digital-to-Analog Converter (DAC) Module	
	Comparator Module	
	SR Latch	
	Timer0 Module	
	Timer1 Module with Gate Control	
	Timer2/4/6 Modules	
	Capture/Compare/PWM Modules	
	Master Synchronous Serial Port (MSSP1 and MSSP2) Module	
25.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	297
26.0	Capacitive Sensing (CPS) Module	325
	Liquid Crystal Display (LCD) Driver Module	
	In-Circuit Serial Programming ™ (ICSP ™)	
	Instruction Set Summary	
	Electrical Specifications	
	DC and AC Characteristics Graphs and Charts	
	Development Support	
	Packaging Information	
	ndix A: Data Sheet Revision History	
	ndix B: Migrating From Other PIC [®] Devices	
	,	
	Aicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
Produ	uct Identification System	447

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **1.0 DEVICE OVERVIEW**

The PIC16F/LF1946/47 are described within this data sheet. They are available in 64-pin packages. Figure 1-1 shows a block diagram of the PIC16F/LF1946/47 devices. Table 1-2 shows the pin-out descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERALSUMMARY

Peripheral		PIC16F1946/47	PIC16LF1946/47
ADC		•	•
Capacitive Sensing (CF	S) Module	•	•
Data EEPROM		•	•
Digital-to-Analog Conve	erter (DAC)	•	•
Fixed Voltage Referenc	e (FVR)	•	•
LCD		•	•
SR Latch	•	•	
Capture/Compare/PWN	1 Modules		
	ECCP1	•	•
	ECCP2	•	•
	ECCP3	•	•
	CCP4	•	•
	CCP5	•	•
Comparators			
	C1	•	•
	C2	•	•
	C3	•	•
EUSARTS			
	EUSART1	•	•
	EUSART2	•	•
Master Synchronous Se	erial Ports		
	MSSP1	•	•
	MSSP2	•	•
Timers			
	Timer0	•	•
	Timer1	٠	•
	Timer2	٠	•
	Timer4	•	•
	Timer6	•	•

查询PIC16F1946供应商

FIGURE 1-1: PIC16F/LF1946/47 BLOCK DIAGRAM




TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description					
RA0/AN0/CPS0/SEG33	RA0	TTL	CMOS	General purpose I/O.					
	AN0	AN	—	A/D Channel 0 input.					
	CPS0	AN	—	Capacitive sensing input 0.					
	SEG33	_	AN	LCD Analog output.					
RA1/AN1/CPS1/SEG18	RA1	TTL	CMOS	General purpose I/O.					
	AN1	AN	—	A/D Channel 1 input.					
	CPS1	AN	—	Capacitive sensing input 1.					
	SEG18	_	AN	LCD Analog output.					
RA2/AN2/VREF-/CPS2/SEG34	RA2	TTL	CMOS	General purpose I/O.					
	AN2	AN	—	A/D Channel 2 input.					
	VREF-	AN	—	A/D Negative Voltage Reference input.					
	CPS2	AN	_	Capacitive sensing input 2.					
	SEG34		AN	LCD Analog output.					
RA3/AN3/VREF+/CPS3/SEG35	RA3	TTL	CMOS	General purpose I/O.					
	AN3	AN	_	A/D Channel 3 input.					
	VREF+	AN	_	A/D Voltage Reference input.					
	CPS3	AN	_	Capacitive sensing input 3.					
	SEG35		AN	LCD Analog output.					
RA4/T0CKI/SEG14	RA4	TTL	CMOS	General purpose I/O.					
	TOCKI	ST	_	Timer0 clock input.					
	SEG14		AN	LCD Analog output.					
RA5/AN4/CPS4/SEG15	RA5	TTL	CMOS	General purpose I/O.					
	AN4	AN	_	A/D Channel 4 input.					
	CPS4	AN	_	Capacitive sensing input 4.					
	SEG5		AN	LCD Analog output.					
RA6/OSC2/CLKOUT/SEG36	RA6	TTL	CMOS	General purpose I/O.					
	OSC2		XTAL	Crystal/Resonator (LP, XT, HS modes).					
	CLKOUT		CMOS	Fosc/4 output.					
	SEG36		AN	LCD Analog output.					
RA7/OSC1/CLKIN/SEG37	RA7	TTL	CMOS	General purpose I/O.					
	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).					
	CLKIN	CMOS	—	External clock input (EC mode).					
	SEG37		AN	LCD Analog output.					
RB0/INT/SRI/FLT0/SEG30	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.					
	INT	ST	—	External interrupt.					
	SRI	—	ST	SR Latch input.					
	FLT0	ST	—	ECCP Auto-shutdown Fault input.					
	SEG30	—	AN	LCD analog output.					
RB1/SEG8	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.					
	SEG8	_	AN	LCD Analog output.					

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

查询PIC16F1946供应商

TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB2/SEG9	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	SEG9	_	AN	LCD Analog output.
RB3/SEG10	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	SEG10		AN	LCD Analog output.
RB4/SEG11	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	SEG11	_	AN	LCD Analog output.
RB5/T1G/SEG29	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	T1G	ST		Timer1 Gate input.
	SEG29		AN	LCD Analog output.
RB6/ICSPCLK/ICDCLK/SEG38	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPCLK	ST	_	Serial Programming Clock.
	ICDCLK	ST	—	In-Circuit Debug Clock.
	SEG38	_	AN	LCD Analog output.
RB7/ICSPDAT/ICDDAT/SEG39	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
	SEG39	_	AN	LCD Analog output.
RC0/T1OSO/T1CKI/SEG40	RC0	ST	CMOS	General purpose I/O.
	T1OSO	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	—	Timer1 clock input.
	SEG40	_	AN	LCD Analog output.
RC1/T1OSI/P2A ⁽¹⁾ /CCP2 ⁽¹⁾ /	RC1	ST	CMOS	General purpose I/O.
SEG32	T1OSI	XTAL	XTAL	Timer1 oscillator connection.
	P2A	_	CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	SEG32	_	AN	LCD Analog output.
RC2/CCP1/P1A/SEG13	RC2	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A		CMOS	
	SEG13	_	AN	LCD Analog output.
RC3/SCK/SCL/SEG17	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	I ² C	OD	l ² C™ clock.
	SEG17	_	AN	LCD Analog output.
RC4/SDI1/SDA1/SEG16	RC4	ST	CMOS	General purpose I/O.
	SDI1	ST		SPI data input.
	SDA1	I ² C	OD	I ² C [™] data input/output.
Legend: AN = Analog input or g	SEG16	—	AN	LCD Analog output.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C

OD = Open Drain

XTAL = Crystal HV = High Voltage

levels

查询PIC16F1946供应商 TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION (CONTINUED)

IABLE 1-2: PIC16F/LF	1 <i>3</i> 40/47 P	i						
Name	Function	Input Type	Output Type	Description				
RC5/SDO1/SEG12	RC5	ST	CMOS	General purpose I/O.				
	SDO1	—	CMOS	SPI data output.				
	SEG12	_	AN	LCD Analog output.				
RC6/TX1/CK1/SEG27	RC6	ST	CMOS	General purpose I/O.				
	TX1	_	CMOS	USART1 asynchronous transmit.				
	CK1	ST	CMOS	USART1 synchronous clock.				
	SEG27	—	AN	LCD Analog output.				
RC7/RX1/DT1/SEG28	RC7	ST	CMOS	General purpose I/O.				
	RX	ST	—	USART1 asynchronous input.				
	DT1	ST	CMOS	USART1 synchronous data.				
	SEG28	—	AN	LCD Analog output.				
RD0/P2D ⁽¹⁾ /SEG0	RD0	ST	CMOS	General purpose I/O.				
	P2D	—	CMOS	PWM output.				
	SEG0	—	AN	LCD Analog output.				
RD1/P2C ⁽¹⁾ /SEG1	RD1	ST	CMOS	General purpose I/O.				
	P2C	—	CMOS	PWM output.				
	SEG1	_	AN	LCD Analog output.				
RD2/P2B ⁽¹⁾ /SEG2	RD2	ST	CMOS	General purpose I/O.				
	P2B	_	CMOS	PWM output.				
	SEG2	_	AN	LCD Analog output.				
RD3/P3C ⁽¹⁾ /SEG3	RD3	ST	CMOS	General purpose I/O.				
	P3C		CMOS	PWM output.				
	SEG3	_	AN	LCD analog output.				
RD4/SDO2/P3B ⁽¹⁾ /SEG4	RD4	ST	CMOS	General purpose I/O.				
	SDO2		CMOS	SPI data output.				
	P3B	_	CMOS	PWM output.				
	SEG4		AN	LCD analog output.				
RD5/SDI2/SDA2/P1C ⁽¹⁾ /SEG5	RD5	ST	CMOS	General purpose I/O.				
	SDI2	ST	_	SPI data input.				
	SDA2	l ² C	OD	I ² C™ data input/output.				
	P1C	_	CMOS	PWM output.				
	SEG5		AN	LCD analog output.				
RD6/SCK2/SCL2/P1B ⁽¹⁾ /SEG6	RD6	ST	CMOS	General purpose I/O.				
	SCK2	ST	CMOS	SPI clock.				
	SCL2	l ² C	OD	I ² C™ clock.				
	P1B		CMOS	PWM output.				
	SEG6	—	AN	LCD analog output.				
RD7/SS2/SEG7	RD7	ST	CMOS	General purpose I/O.				
	SS2	ST	—	Slave Select input.				
	SEG7		AN	LCD analog output.				
RE0/P2D ⁽¹⁾ /VLCD1	RE0	ST	CMOS	General purpose I/O.				
	P2D		CMOS	PWM output.				
	VLCD1	AN		LCD analog input.				

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

查询PIC16F1946供应商

TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description			
RE1/P2C ⁽¹⁾ /VLCD2	RE1	ST	CMOS	General purpose I/O.			
	P2C	_	CMOS	PWM output.			
	VLCD2	AN		LCD analog input.			
RE2/P2B ⁽¹⁾ /VLCD3	RE2	ST	CMOS	General purpose I/O.			
	P2B	_	CMOS	PWM output.			
	VLCD3	AN	_	LCD analog input.			
RE3/P3C ⁽¹⁾ /COM0	RE3	TTL	—	General purpose input.			
	P3C	_	CMOS	PWM output.			
	COM0	_	AN	LCD Analog output.			
RE4/P3B ⁽¹⁾ /COM1	RE4	TTL	—	General purpose input.			
	P3B	_	CMOS	PWM output.			
	COM1	_	AN	LCD Analog output.			
RE5/P1C ⁽¹⁾ /COM2	RE5	TTL	_	General purpose input.			
	P1C	_	CMOS	PWM output.			
	COM2	_	AN	LCD Analog output.			
RE6/P1B ⁽¹⁾ /COM3	RE6	TTL	—	General purpose input.			
	P1B	_	CMOS	PWM output.			
	COM3	_	AN	LCD Analog output.			
RE7/CCP2 ⁽¹⁾ /P2A ⁽¹⁾ /SEG31	RE7	TTL	_	General purpose input.			
	CCP2	ST	CMOS	Capture/Compare/PWM2.			
	P2A	_	CMOS	PWM output.			
	SEG31	—	AN	LCD analog output.			
RF0/AN16/CPS16/C12IN0-/	RF0	TTL	CMOS	General purpose I/O.			
SEG41/VCAP	AN16	AN	—	A/D Channel 16 input.			
	CPS16	AN	_	Capacitive sensing input 16.			
	C1IN0-	AN	_	Comparator C1 negative input.			
	C2IN0-	AN	_	Comparator C2 negative input.			
	SEG41	—	AN	LCD Analog output.			
	VCAP	Power	Power	Filter capacitor for Voltage Regulator.			
RF1/AN6/CPS6/C2OUT/SRNQ/	RF1	TTL	CMOS	General purpose I/O.			
SEG19	AN6	AN	_	A/D Channel 6 input.			
	CPS6	AN	—	Capacitive sensing input 6.			
	C2OUT	—	CMOS	Comparator C2 output.			
	SRNQ	—	CMOS	SR Latch inverting output.			
	SEG19	—	AN	LCD Analog output.			
RF2/AN7/CPS7/C1OUT/SRQ/	RF2	TTL	CMOS	General purpose I/O.			
SEG20	AN7	AN	—	A/D Channel 7 input.			
	CPS7	AN	—	Capacitive sensing input 7.			
	C10UT	_	CMOS	Comparator C1 output.			
	SRQ		CMOS	SR Latch non-inverting output.			
	SEG20	_	AN	LCD Analog output.			

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV= High VoltageXTAL= Crystallevels

查询PIC16F1946供应商 TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION (CONTINUED)

TABLE 1-2: PIC16F/LF1946/47 PINOUT								
Name	Function	Input Type	Output Type	Description				
RF3/AN8/CPS8/C123IN2-/	RF3	TTL	CMOS	General purpose I/O.				
SEG21	AN8	AN		A/D Channel 8 input.				
	CPS8	AN		Capacitive sensing input 8.				
	C1IN2-	AN	—	Comparator C1 negative input.				
	C2IN2-	AN		Comparator C2 negative input.				
	C3IN2-	AN	_	Comparator C3 negative input.				
	SEG21	_	AN	LCD Analog output.				
RF4/AN9/CPS9/C2IN+/SEG22	RF4	TTL	CMOS	General purpose I/O.				
	AN9	AN	_	A/D Channel 9 input.				
	CPS9	AN	_	Capacitive sensing input 9.				
	C2IN+	AN	_	Comparator C2 positive input.				
	SEG22	_	AN	LCD Analog output.				
RF5/AN10/CPS10/C12IN1-/	RF5	TTL	CMOS	General purpose I/O.				
DACOUT/SEG23	AN10	AN		A/D Channel 10 input.				
	CPS10	AN		Capacitive sensing input 10.				
	C1IN1-	AN		Comparator C1 negative input.				
	C2IN1-	AN		Comparator C2 negative input.				
	DACOUT		AN	Voltage Reference output.				
	SEG23		AN	LCD Analog output.				
RF6/AN11/CPS11/C1IN+/SEG24	RF6	TTL	CMOS	General purpose I/O.				
	AN11	AN	_	A/D Channel 11 input.				
	CPS11	AN	_	Capacitive sensing input 11.				
	C1IN+	AN	—	Comparator C1 positive input.				
	SEG24	_	AN	LCD Analog output.				
RF7/AN5/CPS5/C123IN3-/SS1/	RF7	TTL	CMOS	General purpose I/O.				
SEG25	AN5	AN	—	A/D Channel 5 input.				
	CPS5	AN	_	Capacitive sensing input 5.				
	C1IN3-	AN		Comparator C1negative input.				
	C2IN3-	AN	_	Comparator C2 negative input.				
	C3IN3-	AN	_	Comparator C3 negative input.				
	SS1	ST	_	Slave Select input.				
	SEG25	_	AN	LCD Analog output.				
RG0/CCP3/P3A/SEG42	RG0	ST	CMOS	General purpose I/O.				
	CCP3	ST	CMOS	Capture/Compare/PWM3.				
	P3A	_	CMOS	PWM output.				
	SEG42	_	AN	LCD Analog output.				
RG1/AN15/CPS15/TX2/CK2/	RG1	ST	CMOS	General purpose I/O.				
C3OUT/SEG43	AN15	AN	—	A/D Channel 15 input.				
	CPS15	AN		Capacitive sensing input 15.				
	TX2	_	CMOS	USART2 asynchronous transmit.				
	CK2	ST	CMOS	USART2 synchronous clock.				
			CMOS	Comparator C3 output.				
	C3OUT							

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levelsI²C™= Schmitt Trigger input with I²CHV= High VoltageXTAL= Crystallevels

查询PIC16F1946供应商

TABLE 1-2: PIC16F/LF1946/47 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RG2/AN14/CPS14/RX2/DT2/	RG2	ST	CMOS	General purpose I/O.
C3IN+/SEG44	AN14	AN		A/D Channel 14 input.
	CPS14	AN		Capacitive sensing input 14.
	RX2	ST		USART2 asynchronous input.
	DT2	ST	CMOS	USART2 synchronous data.
	C3IN+	AN	—	Comparator C3 positive input.
	SEG44	_	AN	LCD Analog output.
RG3/AN13/CPS13/C3IN0-/	RG3	ST	CMOS	General purpose I/O.
CCP4/P3D/SEG45	AN13	AN		A/D Channel 13 input.
	CPS13	AN	—	Capacitive sensing input 13.
	C3IN0-	AN	_	Comparator C3 negative input.
	CCP4	ST	CMOS	Capture/Compare/PWM4.
	P3D	_	CMOS	PWM output.
	SEG45	_	AN	LCD Analog output.
RG4/AN12/CPS12/C3IN1-/	RG4	ST	CMOS	General purpose I/O.
CCP5/P1D/SEG26	AN12	AN	—	A/D Channel 12 input.
	CPS12	AN	_	Capacitive sensing input 12.
	C3IN1-	AN	_	Comparator C3 negative input.
	CCP5	ST	CMOS	Capture/Compare/PWM5.
	P1D	—	CMOS	PWM output.
	SEG26	_	AN	LCD Analog output.
RG5/MCLR/VPP	RG5	TTL	—	General purpose input.
	MCLR	ST	—	Master Clear with internal pull-up.
	VPP	HV	—	Programming voltage.
Vdd	Vdd	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I²C[™] = Schmitt Trigger input with I²C HV = High Voltage XTAL = Crystal levels

查询PIC16F1946供应商 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4** "**Stack**" for more details.

2.3 File Select Registers


There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is 1 additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 29.0 "Instruction Set Summary**" for more details.

查询PIC16F1946供应商

FIGURE 2-1: CORE BLOCK DIAGRAM



查询PIC16F1946供应商 **3.0 MEMORY ORGANIZATION**

There are three types of memory in PIC16F/LF1946/47 devices: Data Memory, Program Memory and Data EEPROM Memory⁽¹⁾.

- Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
 - Device Memory Maps
 - Special Function Registers Summary
- Data EEPROM memory⁽¹⁾

Note 1: The data EEPROM memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control". The following features are associated with access and control of program memory and data memory:


- PCL and PCLATH
- Stack
- · Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16F/LF1946/47 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1 and 3-2).

TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address			
PIC16F/LF1946	8,192	1FFFh			
PIC16F/LF1947	16,384	3FFFh			



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_INI	DEX
CALL constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

查询PIC16F1946供应商 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants RETLW DATA0 ;Index0 data ;Index1 data RETLW DATA1 RETLW DATA2 RETLW DATA3 my_function ;... LOTS OF CODE ... MOVLW LOW constants FSR1L MOVWF MOVLW HIGH constants FSR1H MOVWF MOVIW 0[FSR1] ;THE PROGRAM MEMORY IS IN W

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.5 "Indirect Addressing" for more information.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16F/LF1946/47. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- the Reset status

'1' = Bit is set

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

'0' = Bit is cleared

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 29.0 "Instruction Set Summary").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u R/W-0/u R/W-0/u Z DC ⁽¹⁾ C ⁽¹⁾ bit 0 0 0													
	_		TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾												
bit 7					·	•													
							bit 0												
Legend:																			
R = Readable b	oit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'													
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets												

q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-down bit
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order

bit of the source register.

查询PIC16F1946供应商

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F/LF1946/47	0-7	Table 3-3
	8-15	Table 3-4, Table 3-7
	16-23	Table 3-5
	23-31	Table 3-6, Table 3-8

																																				~					1
BANK 7	INDFO	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	LATF	LATG	Ι	I	I	I	I	I	IOCBP	IOCBN	IOCBF		I	I	I		I			Ι		General	Purpose	80 Bytes ⁽¹⁾			Accesses 70h – 7Fh		
	380h	381h	382h	383h	384h	385h	386h	387h	388h	389h	38Ah	38Bh	38Ch	38Dh	38Eh	38Fh	390h	391h	392h	393h	394h	395h	396h	397h	398h	399h	39Ah	39Bh	39Ch	39Dh	39Eh	39Fh	3A0h				3EFh	3F0h		3FFh	1
BANK 6	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	TRISF	TRISG		I	I	CCPR3L	CCPR3H	CCP3CON	PWM3CON	CCP3AS	PSTR3CON	I	CCPR4L	CCPR4H	CCP4CON		CCPR5L	CCPR5H	CCP5CON	Ι	General Purpose	Register	ID BYLES	General Purpose	Register 64 Bytes ⁽¹⁾		Accesses 70h – 7Fh		
	300h	301h	302h	303h	304h	305h	306h	307h	308h	309h	30Ah	30Bh	30Ch	30Dh	30Eh	30Fh	310h	311h	312h	313h	314h	315h	316h	317h	318h	319h	31Ah	31Bh	31Ch	31Dh	31Eh	31Fh	320h	i	32Fh	330n	36Fh	370h		37Fh	
BANK 5	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	PORTF	PORTG		I	I	CCPR1L	CCPR1H	CCP1CON	PWM1CON	CCP1AS	PSTR1CON	I	CCPR2L	CCPR2H	CCP2CON	PWM2CON	CCP2AS	PSTR2CON	CCPTMRS0	CCPTMRS1		General	Purpose	80 Bytes			Accesses 70h – 7Fh		
	280h	281h	282h	283h	284h	285h	286h	287h	288h	289h	28Ah	28Bh	28Ch	28Dh	28Eh	28Fh	290h	291h	292h	293h	294h	295h	296h	297h	298h	299h	29Ah	29Bh	29Ch	29Dh	29Eh	29Fh	2A0h				2EFh	2F0h		2FFh	1
BANK 4	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON		WPUB		Ι	I	SSP1BUF	SSP1ADD	SSP1MSK	SSP1STAT	SSP1CON1	SSP1CON2	SSP1CON3	I	SSP2BUF	SSP2ADD	SSP2MSK	SSP2STAT	SSP2CON1	SSP2CON2	SSP2CON3		General	Purpose	80 Bytes			Accesses 70h – 7Fh		
	200h	201h	202h	203h	204h	205h	206h	207h	208h	209h	20Ah	20Bh	20Ch	20Dh	20Eh	20Fh	210h	211h	212h	213h	214h	215h	216h	217h	218h	219h	21Ah	21Bh	21Ch	21Dh	21Eh	21Fh	220h				26Fh	270h		27Fh	1
K 2 BANK 3	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	ANSELA	I		Ι	ANSELE	EEADRL	EEADRH	EEDATL	EEDATH	EECON1	EECON2	I	I	RC1REG	TX1REG	SP1BRGL	SP1BRGH	RC1STA	TX1STA	BAUD1CON		General	Purpose	80 Bytes			Accesses 70h – 7Fh		
	180h	181h	182h	183h	184h	185h	186h	187h	188h	189h	18Ah	18Bh	18Ch	18Dh	18Eh	18Fh	190h	191h	192h	193h	194h	195h	196h	197h	198h	199h	19Ah	19Bh	19Ch	19Dh	19Eh	19Fh	1A0h				1EFh	1F0h		1FFh	1
BANK 2	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	LATA	LATB	LATC	LATD	LATE	CM1CON0	CM1CON1	CM2CON0	CM2CON1	CMOUT	BORCON	FVRCON	DACCONO	DACCON1	SRCOND	SRCON1	I	APFCON	CM3CON0	CM3CON1		General	Purpose	80 Bytes			Accesses 70h – 7Fh		
	100h	101h	102h	103h	104h	105h	106h	107h	108h	109h	10Ah	10Bh	10Ch	10Dh	10Eh	10Fh	110h	111h	112h	113h	114h	115h	116h	117h	118h	119h	11Ah	11Bh	11Ch	11Dh	11Eh	11Fh	120h				16Fh	170h		17Fh	:
BANK 1	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	TRISA	TRISB	TRISC	TRISD	TRISE	PIE1	PIE2	PIE3	PIE4	OPTION	PCON	WDTCON	OSCTUNE	OSCCON	OSCSTAT	ADRESL	ADRESH	ADCON0	ADCON1	Ι		General	Purpose	80 Bytes			Accesses 70h – 7Fh		
	080h	081h	082h	083h	084h	085h	086h	087h	088h	089h	08Ah	08Bh	08Ch	08Dh	08Eh	08Fh	4060	091h	092h	093h	094h	095h	096h	097h	098h	4660	09Ah	09Bh	09Ch	4060	09Eh	09Fh	0A0h				0EFh	OFOh		0FFh	
BANK 0	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	PORTA	PORTB	PORTC	PORTD	PORTE	PIR1	PIR2	PIR3	PIR4	TMR0	TMR1L	TMR1H	T1CON	T1GCON	TMR2	PR2	T2CON		CPSCON0	CPSCON1				General	Register	90 Bytes			ľ
	4000	001h	002h	003h	004h	005h	006h	007h	008h	4600	00Ah	00Bh	00Ch	00Dh	00Eh	00Fh	010h	011h	012h	013h	014h	015h	016h	017h	018h	019h	01Ah	01Bh	01Ch	01Dh	01Eh	01Fh	020h				06Fh	070h		07Fh	- L

查询PIC16F1946供应商

DS41414B-page 27

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

IABL		C16F/	PIC16F/LF1946/1947 MEMORY MAP, BANKS 8-15	L ME		BAR	4KS 8-15									
	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12	í	BANK 13		BANK 14		BANK 15	
400h	INDF0	480h	INDF0	500h	INDF0	580h		600h	INDF0	680h		700h	INDF0	780h	INDF0	
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1	_
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL	
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS	
404h	FSROL	484h	FSROL	504h	FSROL	584h	FSROL	604h	FSROL	684h	FSROL	704h	FSROL	784h	FSROL	
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H	
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h		606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L	
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H	
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR	
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG	_
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	TOAh	PCLATH	78Ah	PCLATH	
40Bh	INTCON	48Bh	INTCON	50Bh		58Bh		60Bh		68Bh		70Bh	INTCON	78Bh	INTCON	
40Ch	ANSELF	48Ch	I	50Ch		58Ch	1	60Ch	1	68Ch	1	70Ch	I	78Ch	I	
40Dh	ANSELG	48Dh	WPUG	50Dh	Ι	58Dh	Ι	60Dh	Ι	68Dh	Ι	70Dh	Ι	78Dh	Ι	
40Eh	Ι	48Eh	Ι	50Eh	Ι	58Eh	Ι	60Eh	Ι	68Eh	Ι	70Eh	Ι	78Eh	I	
40Fh	I	48Fh	I	50Fh	Ι	58Fh	Ι	60Fh	Ι	68Fh	I	70Fh	I	78Fh	I	
410h	I	490h	Ι	510h	Ι	590h	Ι	610h	I	690h	I	710h	I	790h	I	
411h	I	491h	RC2REG	511h	Ι	591h	1	611h	1	691h	1	711h	I	791h		
412h	I	492h	TX2REG	512h	I	592h	I	612h	I	692h	I	712h	I	792h		
413h	Ι	493h	SP2BRG	513h	I	593h	I	613h	I	693h	I	713h	I	793h		
414h	Ι	494h	SP2BRGH	514h	I	594h	I	614h	I	694h	I	714h	I	794h		
415h	TMR4	495h	RC2STA	515h	Ι	595h	Ι	615h	Ι	695h	Ι	715h	Ι	795h		
416h	PR4	496h	TX2STA	516h	Ι	596h	Ι	616h	Ι	696h	Ι	716h	Ι	796h		
417h	T4CON	497h	BAUDCON2	517h	I	597h		617h		697h		717h		797h		
418h	Ι	498h	Ι	518h	Ι	598h	I	618h	Ι	698h	I	718h	I	798h		
419h	I	499h	Ι	519h	Ι	599h	Ι	619h	I	699h	I	719h	I	799h		
41Ah		49Ah	1	51Ah	I	59Ah		61Ah		69Ah		71Ah	—	79Ah		
41Bh	I	49Bh	I	51Bh	I	59Bh	I	61Bh	I	69Bh	I	71Bh	I	79Bh	See Table 3-7	
41Ch	TMR6	49Ch		51Ch	I	59Ch		61Ch		69Ch		71Ch	-	79Ch		
41Dh	PR6	49Dh	1	51Dh	I	59Dh		61Dh		69Dh		71Dh	—	79Dh		
41Eh	T6CON	49Eh	I	51Eh	I	59Eh		61Eh	I	69Eh		71Eh	-	79Eh		
41Fh		49Fh	I	51Fh	I	59Fh		61Fh	I	69Fh		71Fh	-	79Fh		
420h		4A0h		520h		5A0h		620h	General Durnose	6A0h		720h		7A0h		
	General Purpose		General Purpose		General Purpose						5		Unimplemented			
	Register 80 Bytes ⁽¹⁾		Register 80 Bytes ⁽¹⁾		Register 80 Bytes ⁽¹⁾		Register 80 Bytes ⁽¹⁾		Unimplemented		Read as '0'		Read as '0'			
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh		
470h		4F0h		570h		5F0h		670h		6F0h		4077		7F0h		
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh	
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7 FFh		,
Legend: Note 1	: Not av	nplemer e on PIC	 Unimplemented data memory locations, read vailable on PIC16F1946. 	locatior	ıs, read as '0'											

TABLE 3-4: PIC16F/LF1946/1947 MEMORY MAP, BANKS 8-15

DS41414B-page 28

	Γ	1				1																											ġ			
BANK 23	INDFO	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG		INTCON												I	l				Ι	Ι	Ι	Ι	Unimplemented Read as ' ₀ '		Accesses 70h – 7Fh	
	B80h	B81h	B82h	B83h	B84h	B85h	B86h	B87h	B88h	B89h	B8Ah	B8Bh	B8Ch	B8Dh	B8Eh	B8Fh	B90h	B91h	B92h	B93h	B94h	B95h	B96h	B97h	B98h	B99h	B9Ah	B9Bh	B9Ch	B9Dh	B9Eh	B9Fh	BAOh	BEFh	BF0h	BFFh
BANK 22	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	—	—	—	—	—	—	—	—	—		—	I	Ι	—	—	—		Ι	Ι	Ι	Unimplemented Read as ' ₀ '		Accesses 70h – 7Fh	
	BOOh	B01h	B02h	B03h	B04h	B05h	B06h	B07h	B08h	B09h	B0Ah	BOBh	B0Ch	BODh	BOEh	BOFh	B10h	B11h	B12h	B13h	B14h	B15h	B16h	B17h	B18h	B19h	B1Ah	B1Bh	B1Ch	B1Dh	B1Eh	B1Fh	B20h	B6Fh	B70h	B7Fh
BANK 21	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON												I	I				I	Ι	Ι	Ι	Unimplemented Read as '0'		Accesses 70h – 7Fh	
	A80h	A81h	A82h	A83h	A84h	A85h	A86h	A87h	A88h	A89h	A8Ah	A8Bh	A8Ch	A8Dh	A8Eh	A8Fh	A90h	A91h	A92h	A93h	A94h	A95h	A96h	A97h	A98h	A99h	A9Ah	A9Bh	A9Ch	A9Dh	A9Eh	A9Fh	AA0h	AEFh	AFOh	AFFh
BANK 20	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON												I					I	I	I	I	Unimplemented Read as 'o'		Accesses 70h – 7Fh	
	A00h	A01h	A02h	A03h	A04h	A05h	A06h	A07h	A08h	A09h	A0Ah	A0Bh	A0Ch	A0Dh	A0Eh	A0Fh	A10h	A11h	A12h	A13h	A14h	A15h	A16h	A17h	A18h	A19h	A1Ah	A1Bh	A1Ch	A1Dh	A1Eh	A1Fh	A20h	A6Fh	A70h	A7Fh
AP, BANNO 10-23 K 18	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	I					I		I			I	I	I		I		I	I	I	I	Unimplemented Read as 'o'		Accesses 70h – 7Fh	
AIND	980h	981h	982h	983h	984h	985h	986h	987h	988h	989h	98Ah	98Bh	98Ch	98Dh	98Eh	98Fh	990h	991h	992h	993h	994h	995h	996h	997h	998h	4666	99Ah	99Bh	99Ch	99Dh	99Eh	99Fh	4046	9EFh	9F0h	9FFh
URT MAP, D. BANK 18	INDFO	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON												I	-				1	I	I	I	Unimplemented Read as '0'		Accesses 70h – 7Fh	
	900h	901h	902h	903h	904h	905h	906h	907h	908h	909h	90Ah	90Bh	90Ch	90Dh	90Eh	90Fh	910h	911h	912h	913h	914h	915h	916h	917h	918h	919h	91Ah	91Bh	91Ch	91Dh	91Eh	91Fh	920h	96Fh	970h	97Fh
PICTOF/LFT340/47 MIEMURT M BANK 17 BAN	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	1	1	I	1	I	1	1	1		1	1	I	I	I	1	1	I	Ι	I	Ι	Unimplemented Read as '0'		Accesses 70h – 7Fh	
	880h	881h	882h	883h	884h	885h	886h	887h	888h	889h	88Ah	88Bh	88Ch	88Dh	88Eh	88Fh	890h	891h	892h	893h	894h	895h	896h	897h	898h	899h	89Ah	89Bh	89Ch	89Dh	89Eh	89Fh	8A0h	8EFh	8F0h	8FFh
IABLE 3-3: PI BANK 16	INDF0	INDF1	PCL	STATUS	FSROL	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON												I					I	I	I	I	Unimplemented Read as '0'		Accesses 70h – 7Fh	
ADL	800h	801h	802h	803h	804h	805h	806h	807h	808h	809h	80Ah	80Bh	80Ch	80Dh	80Eh	80Fh	810h	811h	812h	813h	814h	815h	816h	817h	818h	819h	81Ah	81Bh	81Ch	81Dh	81Eh	81Fh	820h	86Fh	870h	87Fh

查询PIC16F1946供应商

DS41414B-page 29

= Unimplemented data memory locations, read as '0'.

Legend:

查询PIC16F1946供应商

C00h INDF0 C80h C01h INDF1 C81h C02h INDF1 C81h C02h PCL C82h C03h STATUS C83h C04h FSR0L C84h	INDED	ſ					BANK 28		BANK 29				
INDF1 PCL STATUS FSR0L		DOD D	INDED	DROh	INDED	FOOD	INDED	EROh	INDED	FOOH	INDED	FRON	INDED
PCL STATUS FSR0L		D01h	INDF1	D81h		E01h	INDF1	E81h	1 NDF1	F01h	INDF1	F81h	INDF1
STATUS FSR0L		D02h	PCL	D82h		E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
FSROL	S	D03h	STATUS	D83h	s	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
	h FSROL	D04h	FSROL	D84h	FSROL	E04h	FSROL	E84h	FSROL	F04h	FSROL	F84h	FSROL
CO5h FSROH C85h		D05h	FSROH	D85h	FSROH	E05h	FSR0H	E85h	FSROH	F05h	FSROH	F85h	FSROH
C06h FSR1L C86h	th FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h FSR1H C87h	h FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	H1725	F07h	FSR1H	F87h	FSR1H
C08h BSR C88h	th BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h WREG C89h	h WREG	D09h		D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
COAh PCLATH C8Ah	h PCLATH	DOAh	PCLATH	D8Ah	PCLATH	EOAh	PCLATH	E8Ah	PCLATH	FOAh	PCLATH	F8Ah	PCLATH
COBh INTCON C8Bh	sh INTCON	DOBh	INTCON	D8Bh	INTCON	EOBh	INTCON	E8Bh	INTCON	FOBh	INTCON	F8Bh	INTCON
I	 	DOCh		D8Ch		EOCh		E8Ch		FOCh		F8Ch	
I		Dobh	I	D8Dh		EODh	1	E8Dh	I	FODh	I	F8Dh	
COEh - C8Eh	 	DOEh	1	D8Eh		EOEh	1	E8Eh	I	FOEh	1	F8Eh	
1	 	DOFh	1	D8Fh	1	EOFh	1	E8Fh	1	FOFh	I	F8Fh	
C10h C90h	 	D10h	1	H06D	1	E10h	1	E90h	I	F10h	I	F90h	
C11h - C91h	 	D11h	1	D91h	1	E11h	1	E91h	1	F11h	1	F91h	
C12h C92h	 	D12h	I	D92h	I	E12h		E92h	1	F12h	I	F92h	
C13h — C93h		D13h	I	D93h	I	E13h		E93h	I	F13h	I	F93h	
C14h — C94h	 	D14h	I	D94h	I	E14h	1	E94h	1	F14h	Ι	F94h	
C15h — C95h	-	D15h	I	D95h	Ι	E15h		E95h	Ι	F15h	Ι	F95h	
C16h — C96h	- -	D16h		D96h		E16h		E96h		F16h		F96h	
I	- -	D17h		D97h		E17h		E97h	I	F17h	I	F97h	
I	 	D18h		D98h		E18h		E98h	1	F18h	I	F98h	See Table 3-8
C19h — C99h		D19h		H66D	I	E19h		E99h	Ι	F19h	I	F99h	
I		D1Ah	I	D9Ah	I	E1Ah		E9Ah	Ι	F1Ah	Ι	F9Ah	
	-	D1Bh		D9Bh		E1Bh	-	E9Bh	1	F1Bh	Ι	F9Bh	
		D1Ch		D9Ch		E1Ch		E9Ch	1	F1Ch		F9Ch	
C1Dh — C9Dh		D1Dh		h09Dh		E1Dh		E9Dh		F1Dh		F9Dh	
C1Eh — C9Eh	-	D1Eh		D9Eh		E1Eh		E9Eh	-	F1Eh	I	F9Eh	
I		D1Fh	I	D9Fh	I	E1Fh	I	E9Fh	-	F1Fh	I	F9Fh	
C20h CA0h	40	D20h		DA0h		E20h		EA0h		F20h		FA0h	
Unimplemented Read as '0'	Unimplemented Read as '0'		Unimplemented Read as ' ₀ '		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		
C6Fh CEFh	Ę.	D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
Dh Accesses CFOh Zob Z TEb	Accesses	D70h	Accesses	DFOh	Accesses	E70h	Accesses	EFON	Accesses	F70h	Accesses 70h = 7Eh	FFOh	Accesses
CFFh CFFh CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

DS41414B-page 30

查询PIC16F1946供应商 TABLE 3-7: PIC16F/LF1946/47 MEMORY MAP, BANK 15

	Bank 15	
791h	LCDCON	
792h	LCDPS	
793h	LCDREF	
794h	LCDCST	
79411 795h	LCDRL	
	LODIL	
796h		
797h	-	
798h	LCDSE0	
799h	LCDSE1	
79Ah	LCDSE2	
79Bh	LCDSE3	
79Ch	LCDSE4	
79Dh	LCDSE5	
79Eh		
79Fh	_	
7A0h	LCDDATA0	
7A1h	LCDDATA1	
7A2h	LCDDATA2	
7A3h 7A4h	LCDDATA3 LCDDATA4	
7A411 7A5h	LCDDATA4	
7A6h	LCDDATA6	
7A7h	LCDDATA7	
7A8h	LCDDATA8	
7A9h	LCDDATA9	
7AAh ZADh	LCDDATA10 LCDDATA11	
7ABh 7ACh	LCDDATA12	
7ADh	LCDDATA12	
7AEh	LCDDATA14	
7AFh	LCDDATA15	
7B0h	LCDDATA16	
7B1h	LCDDATA17	
7B2h 7B3h	LCDDATA18 LCDDATA19	
7B3h	LCDDATA20	
7B5h	LCDDATA21	
7B6h	LCDDATA22	
7B7h	LCDDATA23	
7B8h		
	Unimplemented	
	Read as '0'	
7EFh		
Legend:	ead as '0'.	I data memory locations,
'	cau as U.	
1		

TABLE 3-8:PIC16F/LF1946/47 MEMORY
MAP, BANK 31

			•
		Bank 31	
	F8Ch	ICDIO ⁽²⁾	
	F8Dh	ICDCON0 ⁽²⁾	
	F8Eh	ICDCON1 ⁽²⁾	
	F8Fh	ICDCON2 ⁽²⁾	
	F90h	-	
	F91h	ICDSTAT ⁽²⁾	
	F92h	_	
	F93h	_	
	F94h	_	
		DEVSEL ⁽²⁾	
	F95h	ICDINSTL ⁽²⁾	
	F96h	ICDINSTL ⁽²⁾	
	F97h	ICDINSTR ² /	
	F98h	ICDCC0(2)	
	F99h	ICDCC1 ⁽²⁾ ICDCC2 ⁽²⁾	
	F9Ah	ICDCC2 ⁽²⁾	
	F9Bh	ICDBK0CON ⁽²⁾	
	F9Ch	ICDBK0CON ⁽²⁾	
	F9Dh	ICDBK0L ⁽²⁾	
	F9Eh	ICDBK0H ⁽²⁾	
	F9Fh		
	FA0h	ICDBK0CNT ⁽²⁾	
	FA1h	ICDBK1CON ⁽²⁾	
	FA2h	ICDBK1L ⁽²⁾	
	FA3h	ICDBK1H ⁽²⁾ ICDBK1D ⁽²⁾	
	FA4h		
	FA5h	ICDBK1CNT ⁽²⁾	
	FA6h	ICDBK2CON ⁽²⁾	
	FA7h		
	FA8h		
	FA9h	ICDBK2D ⁽²⁾	
	FAAh FABh	ICDBK2CNT ⁽²⁾	
	FADI	-	
		_	
	FDFh		
	FC0h		
	1 0011		
		-	
	FDFh	-	
	FE0h	_	
	FE1h	_	
	-		
	FE2h	BSR_ICDSHAD ⁽²⁾	
	FE3h	STATUS SHAD	
	FE4h		
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	—	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented da read as '0'.	ta memory locations,

查询PIC16F1946供应商 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	33
	1	34
	2	35
	3	36
	4	37
	5	38
PIC16F/LF1946/47	6	39
	7 40	40
	8	41
	9-14	43
	15 44	44
	16-30	46
	31	47

TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0											
000h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	mory		XXXX XXXX	xxxx xxxx
001h ⁽²⁾	INDF1	•	this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		XXXX XXXX	XXXX XXXX
002h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
003h ⁽²⁾	STATUS	_	_	—	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ac	Idress 0 Low	Pointer	•	•	•	•	0000 0000	uuuu uuuu
005h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
006h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ac	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
007h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
008h ⁽²⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
009h ⁽²⁾	WREG	Working Re	gister							0000 0000	uuuu uuuu
00Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
00Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	PORTA Dat	a Latch wher	n written: POF	RTA pins whe	n read				xxxx xxxx	uuuu uuuu
00Dh	PORTB	PORTB Da	ta Latch wher	n written: POF	RTB pins whe	n read				xxxx xxxx	uuuu uuuu
00Eh	PORTC	PORTC Da	ta Latch whe	n written: POI	RTC pins whe	en read				xxxx xxxx	uuuu uuuu
00Fh	PORTD			n written: POF						xxxx xxxx	uuuu uuuu
010h	PORTE	PORTE Da	ta Latch wher	n written: POF	RTE pins whe	n read				xxxx xxxx	xxxx uuuu
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	0000 0000	0000 0000
013h	PIR3		CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	-000 0-0-	-000 0-0-
014h	PIR4			RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	0000	0000
015h	TMR0	Timer0 Mod	lule Register					1		xxxx xxxx	uuuu uuuu
016h	TMR1L			Least Signific	ant Byte of th	e 16-bit TMR	1 Register			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Re	gister for the	Most Significa	ant Byte of the	e 16-bit TMR1	Register			xxxx xxxx	uuuu uuuu
018h	T1CON		 CS<1:0>		S<1:0>	T10SCEN	TISYNC		TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer 2 Mo	dule Register		I			•		0000 0000	0000 0000
01Bh	PR2		iod Register							1111 1111	1111 1111
01Ch	T2CON	_	U	T2OUT	PS<3:0>		TMR2ON	T2CKF	PS<1:0>	-000 0000	-000 0000
01Dh	—	Unimpleme	nted					1		_	_
01Eh	CPSCON0	CPSON	CPSRM	_	_	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	00 0000	00 0000
01Fh	CPSCON1		_	_			PSCH<4:0>			0 0000	

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.
 Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.
 2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 1											
080h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)									XXXX XXXX
081h ⁽²⁾	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									XXXX XXXX
082h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
083h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
085h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ad	dress 0 High	Pointer					0000 0000	0000 0000
086h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu
087h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ad	dress 1 High	Pointer					0000 0000	0000 0000
088h ⁽²⁾	BSR	—	_	_			BSR<4:0>			0 0000	0 0000
089h ⁽²⁾	WREG	Working Re	Working Register								
08Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
08Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	PORTA Data Direction Register									1111 1111
08Dh	TRISB	PORTB Data Direction Register									1111 1111
08Eh	TRISC	PORTC Data Direction Register									1111 1111
08Fh	TRISD	PORTD Data Direction Register									1111 1111
090h	TRISE	PORTE Dat	a Direction R	egister						1111 1111	1111 1111
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	0000 0000	0000 0000
093h	PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	-000 0-0-	-000 0-0-
094h	PIE4	—	_	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	0000	0000
095h	OPTION_REG	WPUEN	INTEDG	TOCS	T0SE	PSA		PS<2:0>	•	1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		V	VDTPS<4:0>			SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<5	5:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	00q0 0q0-	dddd ddo-
09Bh	ADRESL	A/D Result	A/D Result Register Low								uuuu uuuu
09Ch	ADRESH	A/D Result	sult Register High								uuuu uuuu
09Dh	ADCON0	_	CHS<4:0> GO/DONE ADON						-000 0000	-000 0000	
09Eh	ADCON1	ADFM	ADCS<2:0> — ADNREF ADPREF1 ADPREF0						0000 -000	0000 -000	
09Fh		Unimplemented									_

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

查询PIC16F1946供应商

TABLE	3-9:	SP	ECIAL F	UNCTIO	N REGIS	TER SUN	IMARY (CONTINU	JED)	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
Bank 2												
100h ⁽²⁾	INDF0	Addressing (not a phys	XXXX XXXX	XXXX XXXX								
101h ⁽²⁾	INDF1	Addressing (not a phys	XXXX XXXX	XXXX XXXX								
102h ⁽²⁾	PCL	Program Co	0000 0000	0000 0000								
103h ⁽²⁾	STATUS	_		—	TO	PD	Z	DC	С	1 1000	q quuu	
104h ⁽²⁾	FSR0L	Indirect Dat	Indirect Data Memory Address 0 Low Pointer									
105h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000	
106h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu	
107h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ac	Idress 1 High	Pointer					0000 0000	0000 0000	
108h ⁽²⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000	
109h ⁽²⁾	WREG	Working Re	gister							0000 0000	uuuu uuuu	
10Ah ^(1, 2)	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter									
10Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 0000	
10Ch	LATA	PORTA Data Latch									uuuu uuuu	
10Dh	LATB	PORTB Da	PORTB Data Latch									
10Eh	LATC	PORTC Da	PORTC Data Latch									
10Fh	LATD	PORTD Da	PORTD Data Latch									
110h	LATE	PORTE Da	ta Latch							xxxx xxxx	uuuu uuuu	
111h	CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100	
112h	CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NC	H<1:0>	000000	000000	
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100	
114h	CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NC	H<1:0>	000000	000000	
115h	CMOUT	_		_	_	_	MC3OUT	MC2OUT	MC10UT	000	000	
116h	BORCON	SBOREN		_	_	_	_	_	BORRDY	1 q	u u	
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFV	R<1:0>		0q00 0000	
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	000- 00-0	000- 00-0	
119h	DACCON1	_	_	—		D	ACR<4:0>			0 0000	0 0000	
11Ah	SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000	
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000	
11Ch	—	Unimpleme	nted	1	1	1	1		1	_	—	
11Dh	APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	0000 0000	0000 0000	
11Eh	CM3CON0	C3ON	C3OUT	C3OE	C3POL	—	C3SP	C3HYS	C3SYNC	0000 -100	0000 -100	
11Fh	CM3CON1	C3INTP	C3INTN	C3PCH1	C3PCH0	_	_	C3NC	H<1:0>	000000	000000	

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3											
180h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)									XXXX XXXX
181h ⁽²⁾	INDF1		Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)								
182h ⁽²⁾	PCL	Program C	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
183h ⁽²⁾	STATUS	—	—	_	TO	PD	Z	DC	С	1 1000	q quui
184h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuu
185h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ad	ldress 0 High	Pointer					0000 0000	0000 000
186h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuu
187h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ad	ldress 1 High	Pointer					0000 0000	0000 0000
188h ⁽²⁾	BSR	_	—	—		E	BSR<4:0>			0 0000	0 000
189h ⁽²⁾	WREG	Working Re	egister							0000 0000	นนนน นนนเ
18Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Coun	iter			-000 0000	-000 0000
18Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 0001
18Ch	ANSELA	_	—	ANSA5	_	ANSA3	ANSA2	ANSA1	ANSA0	1- 1111	1- 1111
18Dh	—	Unimpleme	nted	•		•	•		•	_	_
18Eh	—	Unimpleme	nted							_	_
18Fh	—	Unimpleme	nted							_	_
190h	ANSELE	—	_	—	_	_	ANSE2	ANSE1	ANSE0	111	112
191h	EEADRL	EEPROM /	Program Me	mory Address	Register Lov	v Byte	•		•	0000 0000	0000 000
192h	EEADRH	_	EEPROM / Program Memory Address Register High Byte								-000 000
193h	EEDATL	EEPROM /	Program Me	mory Read Da	ata Register L	ow Byte				xxxx xxxx	uuuu uuu
194h	EEDATH	—	_	EEPROM / F	Program Mem	ory Read Dat	a Register ⊦	ligh Byte		xx xxxx	uu uuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	000p 0000
196h	EECON2	EEPROM o	control registe	r 2	•	•	•		•	0000 0000	0000 0000
197h	_	Unimpleme	nted							_	_
198h	_	Unimpleme	nted							_	_
199h	RCREG	USART Re	ceive Data R	egister						0000 0000	0000 0000
19Ah	TXREG	USART Tra	insmit Data R	egister						0000 0000	0000 000
19Bh	SP1BRGL			EUSART	1 Baud Rate	Generator, Lo	w Byte			0000 0000	0000 000
19Ch	SP1BRGH			EUSART	1 Baud Rate	Generator, Hig	gh Byte			0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000:
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 001
19Fh	BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-0

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

0000 0000

0000 0000

0000 0000

0000 0000

查ì

PIC16 TABLE	F1946供应 3-9: S	立 西 PECIAL F		N REGIS		MMARY (CONTIN	UED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 4											
200h ⁽²⁾	INDF0	0	this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX
201h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX
202h ⁽²⁾	PCL	Program C	ounter (PC) L	east Significa	ant Byte					0000 0000	0000 0000
203h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quui
204h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ac	Idress 0 Low	Pointer	•	•	•	•	0000 0000	uuuu uuuu
205h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
206h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000 0000	սսսս սսսս
207h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac		0000 0000	0000 0000					
208h ⁽²⁾	BSR	_	_		0 0000	0 0000					
209h ⁽²⁾	WREG	Working Re	egister		0000 0000	uuuu uuuu					
20Ah ^(1, 2)	PCLATH	_	Write Buffer		-000 0000	-000 0000					
20Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 0001
20Ch	_	Unimpleme	ented		•	•		•	•	_	_
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	_	Unimpleme	ented		•	•		•	•	_	_
20Fh	_	Unimpleme	ented							_	_
210h	_	Unimpleme	ented							_	_
211h	SSP1BUF	Synchrono	us Serial Port	Receive Buff	fer/Transmit F	Register				xxxx xxxx	uuuu uuuu
212h	SSP1ADD				ADD<	7:0>				0000 0000	0000 0000
213h	SSP1MSK				MSK<	7:0>				1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL									0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	_	Unimpleme	ented							_	—
219h	SSP2BUF	Synchrono	us Serial Port	Receive Buff	fer/Transmit F	Register				xxxx xxxx	uuuu uuuu
21Ah	SSP2ADD				ADD<	•				0000 0000	0000 0000
21Bh	SSP2MSK				1111 1111	1111 1111					
=				-	MSK<	1.02	-	-	-		

21Fh Legend:

21Ch

21Dh

21Eh

SSP2STAT

SSP2CON1

SSP2CON2

SSP2CON3

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Р

CKP

ACKEN

BOEN

D/A

SSPEN

ACKDT

SCIE

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

s

RCEN

SDAHT

R/W

PEN

SBCDE

SSPM<3:0>

UA

RSEN

AHEN

BF

SEN

DHEN

0000 0000

0000 0000

0000 0000

0000 0000

2: These registers can be addressed from any bank.

SMP

WCOL

GCEN

ACKTIM

CKE

SSPOV

ACKSTAT

PCIE

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on al other Resets	
Bank 5												
280h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/FS	SR0L to addre	ess data mei	mory		XXXX XXXX	XXXX XXXX	
281h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/FS	SR1L to addre	ess data mei	mory		XXXX XXXX	XXXX XXX	
282h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000	
283h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quui	
284h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ac	dress 0 Low	Pointer					0000 0000	นนนน นนนเ	
285h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 000	
286h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuu	
287h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 000	
288h ⁽²⁾	BSR	—	—	—		E	BSR<4:0>			0 0000	0 000	
289h ⁽²⁾	WREG	Working Re	gister	•	•					0000 0000	uuuu uuu	
28Ah ^(1, 2)	PCLATH	—	Write Buffer	for the upper	7 bits of the P	rogram Coun	iter			-000 0000	-000 000	
28Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000	
28Ch	PORTF	PORTF Dat	a Latch when written: PORTF pins when read							xxxx xxxx	uuuu uuu	
28Dh	PORTG	—	— RG5 RG4 RG3 RG2 RG1 RG0						xx xxxx	uu uuu		
28Eh	—	Unimpleme	nted	•				•	•	_		
28Fh	_	Unimpleme	nted							_	—	
290h	—	Unimpleme	nted							_	_	
291h	CCPR1L	Capture/Co	mpare/PWM	Register 1 (L	SB)					xxxx xxxx	uuuu uuu	
292h	CCPR1H	Capture/Co	mpare/PWM	Register 1 (N	1SB)					xxxx xxxx	uuuu uuu	
293h	CCP1CON	P1M	<1:0>	DC1E	8<1:0>		CCP1M	<3:0>		0000 0000	0000 000	
294h	PWM1CON	P1RSEN		•	P	1DC<6:0>				0000 0000	0000 000	
295h	CCP1AS	CCP1ASE	(CCP1AS<2:0	>	PSS1A	C<1:0>	PSS1B	D<1:0>	0000 0000	0000 000	
296h	PSTR1CON	—		—	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 000	
297h	_	Unimpleme	nted							_	_	
298h	CCPR2L	Capture/Co	mpare/PWM	Register 2 (L	SB)					xxxx xxxx	uuuu uuu	
299h	CCPR2H	Capture/Co	mpare/PWM	Register 2 (N	1SB)					xxxx xxxx	uuuu uuu	
29Ah	CCP2CON	P2M	<1:0>	DC2B<1:0> CCP2M<3:0>						0000 0000	0000 000	
29Bh	PWM2CON	P2RSEN		P2DC<6:0>						0000 0000	0000 000	
29Ch	CCP2AS	CCP2ASE	(CCP2AS<2:0> PSS2AC<1:0> PSS2BD<1:0>						0000 0000	0000 000	
29Dh	PSTR2CON	_	—	—	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 000	
29Eh	CCPTMRS0	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 000	
29Fh	CCPTMRS1							00	0			

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

查ì

TABLE	F1946供应 3-9: S F			N REGIS	TER SUN	MARY (CONTIN	UED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on al other Resets
Bank 6		-								-	-
300h ⁽²⁾	INDF0	0	this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data mei	mory		xxxx xxxx	XXXX XXX
301h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addre	ess data mei	mory		XXXX XXXX	XXXX XXX
302h ⁽²⁾	PCL	Program C	ounter (PC) L	east Significa	ant Byte					0000 0000	0000 0000
303h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quui
304h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ad	ddress 0 Low	Pointer					0000 0000	นนนน นนนเ
305h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ad	ddress 0 High	Pointer					0000 0000	0000 0000
306h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ad	ddress 1 Low	Pointer					0000 0000	นนนน นนนเ
307h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ad	ddress 1 High	Pointer					0000 0000	0000 0000
308h ⁽²⁾	BSR	_	_	_		E	BSR<4:0>			0 0000	0 0000
309h ⁽²⁾	WREG	Working Re	egister							0000 0000	นนนน นนนเ
30Ah ^(1, 2)	PCLATH	_	Write Buffer	fer for the upper 7 bits of the Program Counter							-000 0000
30Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE INTE IOCIE TMR0IF INTF IOCIF					0000 000x	0000 0001	
30Ch	TRISF	PORTF Da	ta Direction F	Register						1111 1111	1111 1111
30Dh	TRISG	_	_	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	11 1111	11 1111
30Eh	_	Unimpleme	ented							_	_
30Fh	_	Unimpleme	ented							_	_
310h	_	Unimpleme	ented							_	_
311h	CCPR3L	Capture/Co	mpare/PWM	Register 3 (L	SB)					xxxx xxxx	uuuu uuuu
312h	CCPR3H	Capture/Co	mpare/PWM	Register 3 (N	ISB)					xxxx xxxx	uuuu uuuu
313h	CCP3CON	P3M	<1:0>	DC3E	3<1:0>		CCP3M	<1:0>		0000 0000	0000 0000
314h	PWM3CON	P3RSEN			F	3DC<6:0>				0000 0000	0000 0000
315h	CCP3AS	CCP3ASE		CCP3AS<2:0	>	PSS3A	C<1:0>	PSS3B	D<1:0>	0000 0000	0000 0000
316h	PSTR3CON	—	_	_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	0 0001	0 0001
317h	_	Unimpleme	nplemented							_	—
318h	CCPR4L	Capture/Co	apture/Compare/PWM Register 4 (LSB)							xxxx xxxx	uuuu uuuu
319h	CCPR4H	Capture/Co	mpare/PWM	Register 4 (N	ISB)					xxxx xxxx	uuuu uuuu
31Ah	CCP4CON	—		DC4E	3<1:0>		CCP4M	<3:0>		00 0000	00 0000
31Bh	_	Unimpleme	ented								—
31Ch	CCPR5L	Capture/Co	mpare/PWM	npare/PWM Register 5 (LSB)							uuuu uuuu
31Dh	CCPR5H	Capture/Co	mpare/PWM	Register 5 (N	ISB)					xxxx xxxx	uuuu uuuu
31Eh	CCP5CON	— — DC5B<1:0> CCP5M<3:0>								00 0000	00 0000
31Fh	_	Unimplemented								_	_

31Fh Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank.

2:

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
Bank 7												
380h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mei	mory		XXXX XXXX	XXXX XXXX	
381h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		XXXX XXXX	XXXX XXXX	
382h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000	
383h ⁽²⁾	STATUS	—		_	TO	PD	Z	DC	С	1 1000	q quuu	
384h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ac	Idress 0 Low	Pointer			•		0000 0000	uuuu uuuu	
385h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000	
386h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ac	Idress 1 Low	Pointer					0000 0000	uuuu uuuu	
387h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000	
388h ⁽²⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000	
389h ⁽²⁾	WREG	Working Re	gister							0000 0000	uuuu uuuu	
38Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	rogram Cour	iter			-000 0000	-000 0000	
38Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u	
38Ch	LATF	PORTF Da		xxxx xxxx	uuuu uuuu							
38Dh	LATG	_	_	LATG0	xx xxxx	uu uuuu						
38Eh	_	Unimpleme	nted							_	_	
38Fh	_	Unimpleme	nted							_	_	
390h	_	Unimpleme	nted							_	_	
391h	_	Unimpleme	nted							_	_	
392h	_	Unimpleme	nted							_	_	
393h	_	Unimpleme	nted							_	_	
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000	
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000	
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000	
397h	_	Unimpleme	nted							_	_	
398h	_	Unimpleme	nted		_	_						
399h	_	Unimpleme	nted		_	_						
39Ah	—	Unimpleme	nted							_	_	
39Bh	_	Unimpleme	nted							_		
39Ch	_	Unimpleme	nted							_		
39Dh	_	Unimpleme	nted							_	_	
39Eh	_	Unimpleme	nted							_	_	
39Fh	_	Unimpleme								_		

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOI	
Bank 8											
400h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	nory		XXXX XXX	x xxxx xxxx
401h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	nory		XXXX XXX	* ****
402h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	ant Byte					0000 000	0 0000 0000
403h ⁽²⁾	STATUS	_		—	TO	PD	Z	DC	С	1 100	0q quuu
404h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ac	Idress 0 Low	Pointer					0000 000	0 uuuu uuuu
405h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 000	0 0000 0000
406h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ac	Idress 1 Low	Pointer					0000 000	0 uuuu uuuu
407h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 000	0 0000 0000
408h ⁽²⁾	BSR	_	—	—			BSR<4:0>			0 000	00 0000
409h ⁽²⁾	WREG	Working Re	gister	•	•					0000 000	0 uuuu uuuu
40Ah ^(1, 2)	PCLATH		Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 000	0 -000 0000
40Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000	x 0000 000u
40Ch	ANSELF	ANSELF7 ANSELF6 ANSELF5 ANSELF4 ANSELF3 ANSELF2 ANSELF1 ANSELF							ANSELF0	1111 111	1 1111 1111
40Dh	ANSELG	—		—	ANSELG4	ANSELG3	ANSELG2	ANSELG1	_	1 111	1 111-
40Eh	—	Unimpleme	nted	•	•	•	•	•	•	_	_
40Fh	_	Unimpleme	nted							_	_
410h	_	Unimpleme	nted							_	_
411h	_	Unimpleme	nted							_	_
412h	_	Unimpleme	nted							_	_
413h	_	Unimpleme	nted							_	_
414h	_	Unimpleme	nted							_	_
415h	TMR4	Timer 4 Mo	dule Register	-						0000 000	0 0000 0000
416h	PR4	Timer 4 Per	riod Register							1111 111	1 1111 1111
417h	T4CON	—		T4OUT	PS<3:0>		TMR4ON	T4CKF	PS<1:0>	-000 000	0 -000 0000
418h	—	Unimpleme	Unimplemented								_
419h	—	Unimplemented								_	_
41Ah	—	Unimpleme	Unimplemented								-
41Bh	—	Unimpleme	nted							_	-
41Ch	TMR6	Timer 6 Mo	dule Register							0000 000	0 0000 0000
41Dh	PR6	Timer 6 Per	riod Register							1111 111	1 1111 1111
41Eh	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKF	S<1:0>	-000 000	0 -000 0000
41Fh	_	Unimplemented								_	_

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter is

to the upper byte of the program counter.2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets				
Bank 9															
480h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX				
481h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX				
482h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000				
483h ⁽²⁾	STATUS	—	—	_	TO	PD	Z	DC	С	1 1000	q quuu				
404h ⁽²⁾	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer	•	•	•	•	0000 0000	uuuu uuuu				
485h ⁽²⁾	FSR0H	Indirect Dat	a Memory Ad	ldress 0 High	Pointer					0000 0000	0000 0000				
486h ⁽²⁾	FSR1L	Indirect Dat	a Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu				
487h ⁽²⁾	FSR1H	Indirect Dat	a Memory Ad	ldress 1 High	Pointer					0000 0000	0000 0000				
488h ⁽²⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000				
489h ⁽²⁾	WREG	Working Re	gister							0000 0000	uuuu uuuu				
48Ah ^(1, 2)	PCLATH	—	Write Buffer	for the upper	7 bits of the F	Program Cour	iter			-000 0000	-000 0000				
48Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	00 0000 x 0000 00					
48Ch	—	Unimpleme	nted												
48Dh	WPUG	—	—	WPUG5	_	—				1	1				
48Eh	—	Unimpleme	nted							_	_				
48Fh	—	Unimpleme	nted							_	_				
490h	—	Unimpleme	nted							_	_				
491h	RC2REG	USART Re	ceive Data R	egister						0000 0000	0000 0000				
492h	TX2REG	USART Tra	nsmit Data R	egister						0000 0000	0000 0000				
493h	SP2BRGL			EUSART	2 Baud Rate	Generator, Lo	w Byte			0000 0000	0000 0000				
494h	SP2BRGH			EUSART	2 Baud Rate	Generator, Hig	gh Byte			0000 0000	0000 0000				
495h	RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 0003				
496h	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010				
497h	BAUDCON2	ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	01-0 0-00	01-0 0-00				
498h	—	Unimplemented								_	_				
499h	—	Unimplemented								_	_				
49Ah	—	Unimpleme	nted							_	_				
49Bh	—	Unimpleme	nted								—				
49Ch	_	Unimpleme	nted							—	—				
49Dh	—	Unimpleme	nted							-	—				
49Eh	—	Unimpleme	nted							_	—				
49Fh	_	Unimpleme	nted							_	_				

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

查询PIC16F1946供应商

TABLE 3-9:	SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		ot	on all her sets
Banks 1	0-14												
x00h/ x80h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx	xxxx	xxxx	XXXX
x00h/ x81h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		xxxx	xxxx	xxxx	XXXX
x02h/ x82h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000	0000	0000	0000
x03h/ x83h ⁽²⁾	STATUS	—	TO PD Z DC C									d	quuu
x04h/ x84h ⁽²⁾	FSR0L	Indirect Data Memory Address 0 Low Pointer									0000	uuuu	uuuu
x05h/ x85h (2)	FSR0H	Indirect Dat	Indirect Data Memory Address 0 High Pointer										0000
x06h/ x86h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000	0000	uuuu	uuuu
x07h/ x87h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000	0000	0000	0000
x08h/ x88h (2)	BSR	—	—	—		I	BSR<4:0>			0	0000	0	0000
x09h/ x89h ⁽²⁾	WREG	Working Re	egister							0000	0000	uuuu	uuuu
x0Ah/ x8Ah (1),(2)	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									0000	-000	0000
x0Bh/ x8Bh (2)	INTCON	GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCI								0000	000x	0000	000u
x0Ch/ x8Ch	—	Unimplemented								-	-	-	_
x1Fh/ x9Fh													

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter. 2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 15											
780h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data me	mory		xxxx xxxx	xxxx xxxx
781h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addre	ess data me	mory		XXXX XXXX	xxxx xxxx
782h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
783h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
784h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ac	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
785h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
786h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
787h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
788h ⁽²⁾	BSR	_	_	_		E	BSR<4:0>			0 0000	0 0000
789h ⁽²⁾	WREG	Working Re	egister					0000 0000	uuuu uuuu		
78Ah ^(1, 2)	PCLATH	_		for the upper	7 bits of the F	Program Coun	iter		-000 0000	-000 0000	
78Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTE	0000 000x		
78Ch	_	Unimpleme		THIL		IGOIL	Thirton	TMR0IF INTF IOCIF			-
78Dh		Unimpleme									
78Eh	_	Unimpleme							_		
78Fh		· ·							_		
		Unimpleme									
790h	-	Unimpleme	1	WEDD					(—	—
791h	LCDCON	LCDEN	SLPEN	WERR	—	CS<			< <1:0>	000- 0011	000- 0011
792h	LCDPS	WFT	BIASMD	LCDA	WA		LP<3	1		0000 0000	
793h	LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE		VLCD1PE		000- 000-	000- 000-
794h	LCDCST	_	—	—	—	_		.CDCST<2:0		000	000
795h	LCDRL		.P<1:0>	LRLBI	P<1:0>	—		LRLAT<2:0>		0000 -000	0000 -000
796h	—	Unimpleme	nted							—	—
797h	—	Unimpleme	nted							_	—
798h	LCDSE0				SE<7	:0>				0000 0000	uuuu uuuu
799h	LCDSE1				SE<1	5:8>				0000 0000	uuuu uuuu
79Ah	LCDSE2				SE<23	:16>				0000 0000	uuuu uuuu
79Bh	LCDSE3				SE<31	:24>				0000 0000	uuuu uuuu
79Ch	LCDSE4				SE<39	:32>				0000 0000	uuuu uuuu
79Dh	LCDSE5	—	—			SE<45:	40>			00 0000	uu uuuu
79Eh	—	Unimpleme	nted							_	_
79Fh	_	Unimpleme	nted							_	_
7A0h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	XXXX XXXX	uuuu uuuu
7A1h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	XXXX XXXX	uuuu uuuu
7A2h	LCDDATA2	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	XXXX XXXX	uuuu uuuu
7A3h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	XXXX XXXX	uuuu uuuu
7A4h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	xxxx xxxx	uuuu uuuu
7A5h	LCDDATA5	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	XXXX XXXX	uuuu uuuu

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred The upper byte of the program counter is not direct to the upper byte of the program counter.
 These registers can be addressed from any bank.

查询PIC16F1946供应商

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-9:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 15	(Continued)										
7A6h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	XXXX XXXX	uuuu uuuu
7A7h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	XXXX XXXX	uuuu uuuu
7A8h	LCDDATA8	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	XXXX XXXX	uuuu uuuu
7A9h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	XXXX XXXX	uuuu uuuu
7AAh	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	XXXX XXXX	uuuu uuuu
7ABh	LCDDATA11	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	XXXX XXXX	uuuu uuuu
7ACh	LCDDATA12	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0	xxxx xxxx	uuuu uuuu
7ADh	LCDDATA13	SEG39 COM0	SEG38 COM0	SEG37 COM0	SEG36 COM0	SEG35 COM0	SEG34 COM0	SEG33 COM0	SEG32 COM0	XXXX XXXX	uuuu uuuu
7AEh	LCDDATA14	—	—	SEG45 COM0	SEG44 COM0	SEG43 COM0	SEG42 COM0	SEG41 COM0	SEG40 COM0	xx xxxx	uu uuuu
7AFh	LCDDATA15	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1	XXXX XXXX	uuuu uuuu
7B0h	LCDDATA16	SEG39 COM1	SEG38 COM1	SEG37 COM1	SEG36 COM1	SEG35 COM1	SEG34 COM1	SEG33 COM1	SEG32 COM1	XXXX XXXX	uuuu uuuu
7B1h	LCDDATA17	—	—	SEG45 COM1	SEG44 COM1	SEG43 COM1	SEG42 COM1	SEG41 COM1	SEG40 COM1	xx xxxx	uu uuuu
7B2h	LCDDATA18	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2	XXXX XXXX	uuuu uuuu
7B3h	LCDDATA19	SEG39 COM2	SEG38 COM2	SEG37 COM2	SEG36 COM2	SEG35 COM2	SEG34 COM2	SEG33 COM2	SEG32 COM2	XXXX XXXX	uuuu uuuu
7B4h	LCDDATA20	—	—	SEG45 COM2	SEG44 COM2	SEG43 COM2	SEG42 COM2	SEG41 COM2	SEG40 COM2	xx xxxx	uu uuuu
7B5h	LCDDATA21	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3	XXXX XXXX	uuuu uuuu
7B6h	LCDDATA22	SEG39 COM3	SEG38 COM3	SEG37 COM3	SEG36 COM3	SEG35 COM3	SEG34 COM3	SEG33 COM3	SEG32 COM3	XXXX XXXX	uuuu uuuu
7B7h	LCDDATA23	—	-	SEG45 COM3	SEG44 COM3	SEG43 COM3	SEG42 COM3	SEG41 COM3	SEG40 COM3	xx xxxx	uu uuuu
7B8h	_	Unimpleme	nted			<u> </u>			1	-	—
7EFh											

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.
 2: These registers can be addressed from any bank.

查询PIC16F1946供应商 TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: , BOR	ot	on all her sets
Banks 1	6-30												
x00h/ x80h ⁽²⁾	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx	xxxx	xxxx	xxxx
x00h/ x81h ⁽²⁾	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		xxxx	xxxx	xxxx	XXXX
x02h/ x82h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000	0000	0000	0000
x03h/ x83h (2)	STATUS	-	—	—	TO	PD	Z	DC	С	1	1000	d	quuu
x04h/ x84h (2)	FSR0L	Indirect Dat	Indirect Data Memory Address 0 Low Pointer										uuuu
x05h/ x85h (2)	FSR0H	Indirect Dat	ta Memory Ac		0000	0000	0000	0000					
x06h/ x86h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000	0000	uuuu	uuuu
x07h/ x87h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000	0000	0000	0000
x08h/ x88h (2)	BSR	-	—	—		I	BSR<4:0>			0	0000	0	0000
x09h/ x89h ⁽²⁾	WREG	Working Re	egister							0000	0000	uuuu	uuuu
x0Ah/ x8Ah (1),(2)	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									0000	-000	0000
x0Bh/ x8Bh (2)	INTCON	GIE PEIE TMROIE INTE IOCIE TMROIF INTF IOU								0000	000x	0000	000u
x0Ch/ x8Ch	—	Unimpleme	Unimplemented								_	-	-
 x1Fh/ x9Fh													

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

查询PIC16F1946供应商

TABLE 3-9: SP	ECIAL FUNCTION REGISTER SUMMARY (CONTINUED)	
---------------	---	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 31	-	-								-	-
F80h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)					XXXX XXXX	XXXX XXXX			
F81h ⁽²⁾	INDF1		this location ical register)	uses content	s of FSR1H/F	SR1L to addre	ess data me	mory		XXXX XXXX	XXXX XXXX
F82h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	ant Byte					0000 0000	0000 0000
F83h ⁽²⁾	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ac	Idress 0 Low	Pointer	•	•	•		0000 0000	uuuu uuuu
F85h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
F86h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
F87h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
F88h ⁽²⁾	BSR	_	_	_		E	BSR<4:0>			0 0000	0 0000
F89h ⁽²⁾	WREG	Working Re	egister							0000 0000	uuuu uuuu
F8Ah ^{(1),(2})	PCLATH	-	Write Buffer for the upper 7 bits of the Program Counter						-000 0000	-000 0000	
F8Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
F8Ch	—	Unimpleme	ented			J		•		-	—
 FE3h											
FE4h	STATUS_						Z	DC	С	xxx	uuu
	SHAD										
FE5h	WREG_ SHAD	Working Register Normal (Non-ICD) Shadow				XXXX XXXX	uuuu uuuu				
FE6h	BSR_				Bank Select Register Normal (Non-ICD) Shadow				x xxxx	u uuuu	
	SHAD										
FE7h	PCLATH_ SHAD		Program Co	unter Latch H	High Register Normal (Non-ICD) Shadow				-xxx xxxx	uuuu uuuu	
FE8h	FSR0L_ SHAD	Indirect Dat	I ta Memory Address 0 Low Pointer Normal (Non-ICD) Shadow					xxxx xxxx	uuuu uuuu		
FE9h	FSR0H_ SHAD	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer Norn	nal (Non-ICD)	Shadow			xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer Norm	al (Non-ICD)	Shadow			xxxx xxxx	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer Norn	nal (Non-ICD)	Shadow			XXXX XXXX	uuuu uuuu
FECh	—	Unimpleme	ented							_	_
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top of Stac	k Low byte		!					xxxx xxxx	uuuu uuuu
FEFh	TOSH	_	of Stack Low byte					-xxx xxxx	-uuu uuuu		


x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.
 2: These registers can be addressed from any bank.

查询PIC16F1946供应商 3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

查询PIC16F1946供应商 3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-3 and 3-4). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STK-PTR.


Reference Figure through Figure for examples of accessing the stack.


FIGURE 3-5: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL 0x0F	STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
	×
0x0D	
0x0C	
0x0B	
0x0A	Initial Stack Configuration:
0x09	
0x08	After Reset, the stack is empty. The empty stack is initialized so the Stack
0x07	Pointer is pointing at 0x1F. If the Stack Overflow/Underflow Reset is enabled, the
0x06	TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
0x05	disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
0x04	
0x03	
0x02	
0x01	
0x00	
TOSH:TOSL 0x1F	0x0000 STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)
	•

查询PIC16F1946供应商

FIGURE 3-6: ACCESSING THE STACK EXAMPLE 2





3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing


The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory



FIGURE 3-9: INDIRECT ADDRESSING




查询PIC16F1946供应商

3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP




查询PIC16F1946供应商 3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-11: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-12: PROGRAM FLASH MEMORY MAP



查询PIC16F1946供应商 4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2 registers, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note:	The DEBUG bit in Configuration Word 2 is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

查询PIC16F1946供应商

CONFICUENTION WORD 4

R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP
pit 13						bit
R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0
pit 6						bit
Legend:						
R = Readable bi	t	W = Writable bit		U = Unimplemente	ed bit, read as '1'	
u = Bit is unchar	nged	x = Bit is unknown	ı	-n/n = Value at PO	R and BOR/Value	at all other Rese
1' = Bit is set		'0' = Bit is cleared		P = Programmable	e bit	
bit 13	1 = Fail-Safe Clo	fe Clock Monitor Ena ock Monitor is enable ock Monitor is disable	ed			
pit 12	1 = Internal/Exte	xternal Switchover b rnal Switchover mod rnal Switchover mod	le is enabled			
bit 11	1 = CLKOUT fu	ock Out Enable bit inction is disabled. I/ inction is enabled on		ction on RA6/CLKOL	JT	
bit 10-9	11 = BOR enabl 10 = BOR enabl	ed during operation a olled by SBOREN bit	and disabled in Sl			
bit 8	1 = Data memor	e Protection bit ⁽²⁾ y code protection is o y code protection is o				
bit 7	CP : Code Protect 1 = Program me		n is disabled			
bit 6	$\frac{\text{If LVP bit} = 1}{\text{This bit is ig}}$ $\frac{\text{If LVP bit} = 0}{1 = \text{RE3/MO}}$	CLR/VPP pin function i	s MCLR; Weak pu	ll-up enabled. .R internally disabled;	Weak pull-up unde	r control of WPUE
bit 5			1)			
bit 4-3	11 = WDT enab 10 = WDT enab	atchdog Timer Enabl led led while running an olled by the SWDTE	d disabled in Slee			

3: The entire program memory will be erased when the code protection is turned off.

查询PIC16F1946供应商 REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)

bit 2-0

FOSC<2:0>: Oscillator Selection bits

111 = ECH: External Clock, High-Power mode: CLKIN on RA7/OSC1/CLKIN

110 = ECM: External Clock, Medium-Power mode: CLKIN on RA7/OSC1/CLKIN

101 = ECL: External Clock, Low-Power mode: CLKIN on RA7/OSC1/CLKIN

- 100 = INTOSC oscillator: I/O function on RA7/OSC1/CLKIN
- 011 = EXTRC oscillator: RC function on RA7/OSC1/CLKIN
- 010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
- 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
- 000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
- **Note 1:** Enabling Brown-out Reset does not automatically enable Power-up Timer.
 - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
 - 3: The entire program memory will be erased when the code protection is turned off.

查询PIC16F1946供应商

REGISTER 4-2: CONFIGURATION WORD 2

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1
LVP	DEBUG ⁽²⁾	—	BORV	STVREN	PLLEN	—
bit 13		•				bit
U-1	U-1	R/P-1/1	U-1	U-1	R/P-1/1	R/P-1/1
—	—	VCAPEN	—	—	WRT1	WRT0
bit 6						bit
Legend:						
R = Readable b	pit	W = Writable bit		U = Unimplemente	ed bit, read as '0'	
u = Bit is uncha	inged	x = Bit is unknow	n	-n/n = Value at PC	R and BOR/Value	at all other Reset
'1' = Bit is set		'0' = Bit is cleared	t	P = Programmable	e bit	
bit 13 bit 12	1 = Low-voltage 0 = High-voltage DEBUG: In-Circu	e Programming En programming enabl on MCLR/VPP mus it Debugger Mode	ed t be used for prog bit			
				RB7/ICSPDAT are ge RB7/ICSPDAT are de		
bit 11	Unimplemented: Read as '1'					
bit 10	BORV: Brown-out Reset Voltage Selection bit 1 = Brown-out Reset voltage set to 1.9V 0 = Brown-out Reset voltage set to 2.5V					
bit 9	1 = Stack Overflo	Overflow/Underflow w or Underflow will w or Underflow will	cause a Reset	t		
bit 8	PLLEN: PLL Ena 1 = 4xPLL enable 0 = 4xPLL disable	ed				
bit 7-5	Unimplemented	Read as '1'				
bit 4		ge Regulator Capa nality is enabled or ⁻ on VCAP pin				
bit 2-3	Unimplemented	Read as '1'				
bit 1-0	8 kW Flash memorial 11 = Write 10 = 000h 01 = 000h 00 = 000h 16 kW Flash memorial	to FFFh write-prote	<u>6 only)</u> : ected, 200h to 1FF ected, 1000h to 1F tected, no address	Fh may be modified FFh may be modified ses may be modified	by EECON contro	bl
	10 = 000h 01 = 000h	to 1FFh write-prote to 1FFFh write-pro	tected, 2000h to 3	Fh may be modified FFFh may be modifie ses may be modified	ed by EECON cont	
Note 1: The	e LVP bit cannot be p	rogrammed to '0' w	vhen Programming	mode is entered via	LVP.	

2: The DEBUG bit in Configuration Word is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

查询PIC16F1946供应商 4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 4.5 "Device ID and Revision ID"** for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16F193X/LF193X/PIC16F194X/LF194X Memory Programming Specification*" (DS41397).

查询PIC16F1946供应商

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

R	R	R	R	R	R	R		
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2		
bit 13						bit 7		
R	R	R	R	R	R	R		
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0		
bit 6	• •	·				bit 0		
Legend:				U = Unimplement	ed bit, read as '0'			
R = Readable bit	= Readable bit W = Writable bit			'0' = Bit is cleared				
-n = Value at POF	= Value at POR '1' = Bit is set			x = Bit is unknown	n			
bit 13-5	DEV<8:0>: Device ID bits							
	100011001 = Pl							
	100011010 = Pl							
	100011011 = Pl							
	100011100 = PIC16LF1947							
bit 4-0	REV<4:0>: Revision ID bits							
	These bits are us	ed to identify the rev						

Note 1: This location cannot be written.

查询PIC16F1946供应商 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability
 of crystal oscillator sources


The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High Power mode (4 MHz to 32 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC).
- 8. INTOSC Internal oscillator (31 kHz to 32 MHz).

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.



查询PIC16F1946供应商 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated phase-locked-loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHZ (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 5.3 "Clock Switching" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 Oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 5-2:

EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


查询PIC16F1946供应商





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 5-4: CERAMIC RESONATOR OPERATION



- Note 1: A series resistor (Rs) may be required for ceramic resonators with low drive level.
 - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).
 - **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

5.2.1.4 4X PLL

Ť

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 30.0 "Electrical Specifications"**.

The 4X PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Word 2 to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.


查询PIC16F1946供应商 5.2.1.5 IMER1 Oscil

5.2.1.5 IIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching**" for more information.

FIGURE 5-5: QUARTZ CRYSTAL OPERATION (TIMER1 OSCILLATOR)




- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-6 shows the external RC mode connections.



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

查询PIC16F1946供应商 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Word 1 to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the state of the $\overline{\text{CLKOUTEN}}$ bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

查询PIC16F1946供应商

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator **Clock Switch Timing**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

查询PIC16F1946供应商

5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Word 1 (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4xPLL, or the PLLEN bit of the Configuration Word 2 must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Word 2, the 4xPLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4xPLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4xPLL with the internal oscillator.

5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of Section 30.0 "Electrical Specifications"

	LFINTOSC (FSCM and WDT disabled)
MFINTOSC HFINTOSC/	
MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC → LFINTOSC	HFINTOSC/MFINTOSC
	Start-up Time 2-cycle Sync Running
HFINTOSC/ MFINTOSC	
IRCF <3:0>	= 0
	·

查询PIC16F1946供应商 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch, which may
	occur from Two-Speed Start-up or
	Fail-Safe Clock Monitor, does not update
	the SCS bits of the OSCCON register. The
	user can monitor the OSTS bit of the
	OSCSTAT register to determine the current
	system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See Section 21.0 "Timer1 Module with Gate Control" for more information about the Timer1 peripheral.

5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

查询PIC16F1946供应商 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

TABLE 5-1: OSCILLATOR SWITCHING DELAYS
--

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC ⁽¹⁾	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC ⁽¹⁾	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS ⁽¹⁾	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC ⁽¹⁾	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.

查询PIC16F1946供应商

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.





FIGURE 5-8: TWO-SPEED START-UP

查询PIC16F1946供应商 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

查询PIC16F1946供应商 FIGURE 5-10: FSCM TIMING DIAGRAM Sample Clock



查询PIC16F1946供应商 5.6 Oscillator Control Registers

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN	IRCF<3:0>				_	SCS	<1:0>
bit 7	•						bit 0
Legend:	L:1				nantad hit var		
R = Readable		W = Writable		U = Unimpler			athar Daaata
u = Bit is unch	angeu	x = Bit is unkn			al POR and b	OR/Value at all o	Siner Reseis
'1' = Bit is set		'0' = Bit is clea	areo				
bit 7	If PLLEN in (SPLLEN bit i		ord 1 = 1: _L is always e	nabled (subjec	t to oscillator r	equirements)	
bit 6-3	000x =31 kH 0010 =31.25 0011 =31.25 0100 =62.5 0101 =125 k 0110 =250 k 1000 =125 k 1001 =250 k 1010 =500 k 1011 =1 MH 1100 =2 MH 1101 =4 MH	5 kHz MF 5 kHz HF ⁽¹⁾ kHz MF Hz MF Hz MF (default Hz HF ⁽¹⁾ Hz HF ⁽¹⁾ Hz HF ⁽¹⁾ Z HF z HF z HF z HF	upon Reset)		FOSC ")		
bit 2	Unimpleme	nted: Read as '	כי				
bit 1-0	SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<2:0> in Configuration Word 1.						
Note 1: Dup	olicate frequer	ocy derived from					

查询PIC16F1946供应商

R-1/q R-0/q R-q/q R-0/q R-0/q R-q/q R-0/0 R-0/q T10SCR PLLR OSTS **HFIOFR HFIOFL MFIOFR LFIOFR HFIOFS** bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared a = Conditional T1OSCR: Timer1 Oscillator Ready bit bit 7 If T10SCEN = 1: 1 = Timer1 oscillator is ready 0 = Timer1 oscillator is not ready If T1OSCEN = 0: 1 = Timer1 clock source is always ready bit 6 PLLR 4x PLL Ready bit 1 = 4x PLL is ready 0 = 4x PLL is not ready bit 5 **OSTS:** Oscillator Start-up Time-out Status bit 1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Word 1 0 = Running from an internal oscillator HFIOFR: High Frequency Internal Oscillator Ready bit bit 4 1 = HFINTOSC is ready 0 = HFINTOSC is not ready bit 3 HFIOFL: High Frequency Internal Oscillator Locked bit 1 = HFINTOSC is at least 2% accurate 0 = HFINTOSC is not 2% accurate bit 2 MFIOFR: Medium Frequency Internal Oscillator Ready bit 1 = MFINTOSC is ready 0 = MFINTOSC is not ready bit 1 LFIOFR: Low Frequency Internal Oscillator Ready bit 1 = LFINTOSC is ready 0 = LFINTOSC is not ready HFIOFS: High Frequency Internal Oscillator Stable bit bit 0 1 = HFINTOSC is at least 0.5% accurate 0 = HFINTOSC is not 0.5% accurate

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

查询PIC16F1946供应商

REGISTER 5-	3: OSC	TUNE: OSCIL	LATOR TUN	IING REGISTI	ER			
U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
					<5:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-6 bit 5-0	'0' = Bit is cleared Unimplemented: Read as '0' TUN<4:0>: Frequency Tuning bits 011111 = Maximum frequency 011110 =							

TABLE 5-2:SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<3:0>			SCS<1:0>		75
OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	76
OSCTUNE	_	_		TUN<5:0>					
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE ⁽¹⁾	95
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF ⁽¹⁾	99
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	205

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F1947 only.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2 Bit 9/1		Bit 8/0	Register on Page
0015104	13:8		_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>		FOSC<2:0>		56
0015100	13:8	_	_	LVP	DEBUG	_	BORV	STVREN	PLLEN	50
CONFIG2	7:0				VCAPEN	_	_	WRT	<1:0>	58

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F1946/47 only.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 6.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



查询PIC16F1946供应商 6.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when Vdd reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-3 for more information.

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake-up from Sleep
BOR_ON (11)	X	Х	Active	Waits for B	OR ready ⁽¹⁾
BOR_NSLEEP (10)	X	Awake	Active		
BOR_NSLEEP (10)	х	Sleep	Disabled	Vvaits for i	BOR ready
BOR_SBOREN (01)	1	Х	Active	Begins in	mediately
BOR_SBOREN (01)	0	Х	Disabled	Begins im	mediately
BOR_OFF (00)	Х	Х	Disabled	Begins im	mediately

TABLE 6-1:BOR OPERATING MODES

Note 1: Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





BROWN-OUT SITUATIONS



REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	<pre>SBOREN: Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Word 1 ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Word 1 = 01: 1 = BOR Enabled 0 = BOR Disabled</pre>
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

查询PIC<u>16F19</u>46供应商 6.3 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 6-2).

TABLE 6-2: N	CLR CONFIGURATION
--------------	--------------------------

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

6.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.6** "**PORTE Registers**" for more information.

6.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the WDT Reset. See Section 10.0 "Watchdog Timer" for more information.

6.5 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 3.4.2 "Overflow/Underflow Reset**" for more information.

6.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.8 **Power-Up Timer**

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Word 1.

6.9 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.

]PIC16F1946供应 FIGURE 6-4:	2回 RESET START-UP SEQUENCE
VDD	
Internal POR	1
Power Up Timer	/
MCLR	
Internal RESET	
(Dscillator Modes – – – – – – – – – – – – – – – – – – –
External Crystal	
Oscillator Start Up Timer	
Oscillator_	
Fosc_	
Internal Oscillator	
Oscillator	
-	
Fosc _	
External Clock (EC)	
CLKIN _	

查询PIC16F1946供应商

6.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	x	1	1	Power-on Reset
0	0	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

查询PIC16F1946供应商

6.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 6-2.

REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	—	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:						
-	eared by hardw	vare	HS = Bit is set by hardware			
R = Readable	-	W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is uncl	hanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set	-	'0' = Bit is cleared	q = Value depends on condition			
bit 7	STKOVF: S	tack Overflow Flag bit				
		Overflow occurred				
	0 = A Stack	Overflow has not occurred	or set to '0' by firmware			
bit 6		tack Underflow Flag bit				
		Underflow occurred				
	0 = A Stack	Underflow has not occurred	d or set to '0' by firmware			
bit 5-4	Unimplemented: Read as '0'					
bit 3	RMCLR: MO	CLR Reset Flag bit				
		Reset has not occurred or				
	0 = A MCLR	Reset has occurred (set to	'0' in hardware when a MCLR Reset occurs)			
bit 2	RI: RESET I	nstruction Flag bit				
			xecuted or set to '1' by firmware			
			ted (set to '0' in hardware upon executing a RESET instruction)			
bit 1		r-on Reset Status bit				
		er-on Reset occurred				
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)					
bit 0 BOR: Brown-out Reset Status bit						
		/n-out Reset occurred				
0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset						
occurs)						

查询PIC16F1946供应商

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	_				_	_	BORRDY	81
PCON	STKOVF	STKUNF		_	RMCLR	RI	POR	BOR	85
STATUS	_	_		TO	PD	Z	DC	С	25
WDTCON			WDTPS<4:0>				SWDTEN	109	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

查询PIC16F1946供应商 7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:


- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce Interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1 and Figure 7-2.







查询PIC16F1946供应商 Operation 7.1

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- · Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2, PIE3 and PIE4 registers)

The INTCON, PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE. PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- · Current Program Counter (PC) is pushed onto the stack
- · Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits	i.					

2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 7-3 and Figure 7-4 for more details.

查询PIC	L6F1946供	应商						
FIGURE	/-3: I	NTERRUPT	LATENCY					
OSC1								
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT			Interru	pt Sampled Q1				
Interrupt								
GIE								
_								
PC	PC-1	PC	PC	+1	0004h	0005h		
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
					1			
Interrupt						 		
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



查询PIC16F1946供应商 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

查询PIC16F1946供应商 7.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all active interrupts 0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	IOCIF: Interrupt-on-Change Interrupt Flag bit 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state
Note 1.	The IOCIE Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCBE registe

Note 1: The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCBF register have been cleared by software.

查询PIC16F1946供应商 7.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 7-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | | | | | | | bit 0 |

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is u	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is	set	'0' = Bit is cleared						
bit 7		: Timer1 Gate Interrupt Enal						
		es the Timer1 Gate Acquisiti es the Timer1 Gate Acquisit						
bit 6			-					
DILO		Converter (ADC) Interrupt I es the ADC interrupt						
		es the ADC interrupt						
bit 5		ART1 Receive Interrupt Ena	ble bit					
	1 = Enable	es the USART1 receive inter	he USART1 receive interrupt					
0 = Disables the USART1 receive interrupt								
bit 4	TXIE: USA	ART1 Transmit Interrupt Ena	ble bit					
		es the USART1 transmit inte						
1.11.0		es the USART1 transmit inte	•					
bit 3		Inchronous Serial Port (MSS	6P1) Interrupt Enable bit					
		es the MSSP1 interrupt es the MSSP1 interrupt						
bit 2		CCP1 Interrupt Enable bit						
		es the CCP1 interrupt						
		es the CCP1 interrupt						
bit 1	TMR2IE:	TMR2 to PR2 Match Interrup	ot Enable bit					
1 = Enables the Timer2 to PR2 match interrupt								
		es the Timer2 to PR2 match	•					
bit 0		Timer1 Overflow Interrupt Er						
	1 = Enable							
0 = Disables the Timer1 overflow interrupt								

查询PIC16F1946供应商 7.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 7-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| OSFIE | C2IE | C1IE | EEIE | BCLIE | LCDIE | C3IE | CCP2IE |
| bit 7 | | | | | | | bit 0 |

Legend:						
R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is :	set	'0' = Bit is cleared				
bit 7		cillator Fail Interrupt Enable				
		es the Oscillator Fail interrup es the Oscillator Fail interrup				
bit 6	C2IE: Com	parator C2 Interrupt Enable	bit			
		es the Comparator C2 interru es the Comparator C2 interr	•			
bit 5	C1IE: Com	parator C1 Interrupt Enable	bit			
 1 = Enables the Comparator C1 interrupt 0 = Disables the Comparator C1 interrupt 						
bit 4 EEIE: EEPROM Write Completion Interrupt Enable bit						
	 1 = Enables the EEPROM Write Completion interrupt 0 = Disables the EEPROM Write Completion interrupt 					
bit 3	BCLIE: MS	SSP1 Bus Collision Interrupt	Enable bit			
	 1 = Enables the MSSP1 Bus Collision Interrupt 0 = Disables the MSSP1 Bus Collision Interrupt 					
bit 2	LCDIE: LC	D Module Interrupt Enable b	pit			
		es the LCD module interrupt es the LCD module interrupt				
bit 1	C3IE: Com	parator C3 Interrupt Enable	bit			
	 1 = Enables the Comparator C3 interrupt 0 = Disables the Comparator C3 interrupt 					
bit 0		CP2 Interrupt Enable bit es the CCP2 interrupt				
	0 = Disabl	es the CCP2 interrupt				

查询PIC16F1946供应商 7.5.4 PIE3 REGISTER

The PIE3 register contains the interrupt enable bits, as shown in Register 7-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-4:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3
---------------	--

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—
bit 7							bit 0

Legend:						
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'			
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is set		'0' = Bit is cleared				
bit 7	Unimplemented: Read as '0'					
bit 6	CCP5IE: CC	P5 Interrupt Enable bit				
 1 = Enables the CCP5 interrupt 0 = Disables the CCP5 interrupt 						
bit 5	CCP4IE: CC	P4 Interrupt Enable bit				
	1 = Enables	the CCP4 interrupt				
	0 = Disable	s the CCP4 interrupt				
bit 4	CCP3IE: CC	P3 Interrupt Enable bit				
	1 = Enables	the CCP3 interrupt				
	0 = Disable	s the CCP3 interrupt				
bit 3	TMR6IE: TM	IR6 to PR6 Match Interrup	ot Enable bit			
	1 = Enables	the TMR6 to PR6 Match	interrupt			
	0 = Disable	s the TMR6 to PR6 Match	interrupt			
bit 2	Unimpleme	nted: Read as '0'				
bit 1	ot Enable bit					
	1 = Enables	the TMR4 to PR4 Match	interrupt			
	0 = Disable	s the TMR4 to PR4 Match	interrupt			
bit 0	Unimpleme	nted: Read as '0'				
	-					

查询PIC16F1946供应商

7.5.5 PIE4 REGISTER

The PIE4 register contains the interrupt enable bits, as shown in Register 7-5.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-5: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	RC2IE	TX2IE	—	—	BCL2IE	SSP2IE
bit 7							bit 0

Legend:					
R = Readable bit u = Bit is unchanged '1' = Bit is set		W = Writable bit	U = Unimplemented bit, read as '0'		
		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets		
		'0' = Bit is cleared			
bit 7-6	Unimplemented: Read as '0'				
bit 5	RC2IE: USART2 Receive Interrupt Enable bit				
	1 = Enables the USART2 receive interrupt				
	0 = Disables the USART2 receive interrupt				
bit 4	4 TX2IE: USART2 Transmit Interrupt Enable bit				
1 = Enables the USART2 transmit interrupt					
	0 = Disable	s the USART2 transmit inte	errupt		

- bit 3-2 Unimplemented: Read as '0'
- bit 1 BCL2IE: MSSP2 Bus Collision Interrupt Enable bit
 - 1 = Enables the MSSP2 Bus Collision Interrupt
 - 0 = Disables the MSSP2 Bus Collision Interrupt
- bit 0 SSP2IE: Synchronous Serial Port (MSSP2) Interrupt Enable bit
 - 1 = Enables the MSSP2 interrupt
 - 0 = Disables the MSSP2 interrupt

查询PIC16F1946供应商 7.5.6 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 7-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART1 Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART1 Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	SSPIF: Synchronous Serial Port (MSSP1) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	 Interrupt is pending Interrupt is not pending
bit 1	
bit 1	 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending
bit 1	0 = Interrupt is not pendingTMR2IF: Timer2 to PR2 Interrupt Flag bit
bit 1 bit 0	 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending
	 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
	 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR1IF: Timer1 Overflow Interrupt Flag bit

查询PIC16F1946供应商 7.5.7 PIR2 REGISTI

7.5.7 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 7-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	—	CCP2IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 3	BCLIF: MSSP1 Bus Collision Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 2	LCDIF: LCD Module Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending
bit 1 bit 0	Unimplemented: Read as '0' CCP2IF: CCP2 Interrupt Flag bit 1 = Interrupt is pending
	0 = Interrupt is not pending

查询PIC16F1946供应商 7.5.8 PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as shown in Register 7-8.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| — | CCP5IF | CCP4IF | CCP3IF | TMR6IF | — | TMR4IF | _ |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6	CCP5IF: CCP5 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	CCP4IF: CCP4 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	CCP3IF: CCP3 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	TMR6IF: TMR6 to PR6 Match Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	Unimplemented: Read as '0'

查询PIC16F1946供应商

7.5.9 PIR4 REGISTER

The PIR4 register contains the interrupt flag bits, as shown in Register 7-9.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-9: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	RC2IF	TX2IF	—	—	BCL2IF	SSP2IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	RC2IF: USART2 Receive Interrupt Flag bit
	1 = Interrupt is pending 0 = Interrupt is not pending
bit 4	TX2IF: USART2 Transmit Interrupt Flag bit
	1 = Interrupt is pending0 = Interrupt is not pending
bit 3-2	Unimplemented: Read as '0'
bit 1	BCL2IF: MSSP2 Bus Collision Interrupt Flag bit
	1 = Interrupt is pending0 = Interrupt is not pending
bit 0	SSP2IF: Synchronous Serial Port (MSSP2) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

查询PIC16F1946供应商

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
OPTION_REG	WPUEN	INTEDG	TOCS	T0SE	PSA	PS<2:0>			195
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	_	96
PIE4	_	_	RC2IE	TX2IE	—	—	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
PIR3		CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	100
PIR4		_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	101

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupts.

查询PIC16F1946供应商 8.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F1946/47 has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF1946/47 operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN bit of Configuration Word 2 determines which pin is assigned as the VCAP pin. Refer to Table 8-1.

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on recommended capacitor values and the constant current rate, refer to the LDO Regulator Characteristics Table in Section 30.0 "Electrical Specifications".

TABLE 8-1:VCAPEN<1:0> SELECT BITS

VCAPEN<1:0>	Pin				
00	RF0				
11	No Vcap				

TABLE 8-2: SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			LVP	DEBUG		BORV	STVREN	PLLEN	50
CONFIG2	7:0	_			VCAPEN			WRT1	WRT0	58

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商

9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- 9. I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

查询PIC16F1946供应商

9.1.1 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs **during or after** the execution of a SLEEP instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP Oscillator mode assumed.

2: CLKOUT is not available in XT, HS or LP Oscillator modes, but shown here for timing reference.

3: TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	152
IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	152
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	152
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	96
_	_	RC2IE	TX2IE	—	—	BCL2IE	SSP2IE	97
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	_	100
_	_	RC2IF	TX2IF	—	—	BCL2IF	SSP2IF	101
_	_	_	TO	PD	Z	DC	С	25
_	_		١	NDTPS<4:0>	>		SWDTEN	109
	GIE IOCBF7 IOCBN7 IOCBP7 IMR1GIE OSFIE OSFIE TMR1GIF	GIE PEIE IOCBF7 IOCBF6 IOCBN7 IOCBN6 IOCBP7 IOCBN6 OSFIE C2IE ION IOCP5IE IMR1GIF ADIF INR1GIF IOLF	GIE PEIE TMR0IE IOCBF7 IOCBF6 IOCBF5 IOCBN7 IOCBN6 IOCBN5 IOCBP7 IOCBN6 IOCBN5 IOCBN7 IOCBN6 IOCBN5 OSFIE CCP5IE CCP4IE OSFIF C2IF C1IF OSFIF C2IF C1IF OSFIF C2IF C1IF	Image: Market Schwarz Image: Market Schwarz GIE PEIE TMR0IE INTE IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBP7 IOCBN6 IOCBN5 IOCBN4 IOCBP7 IOCBN6 IOCBN5 IOCBN4 IOCBP7 IOCBP6 IOCBP5 IOCBP4 OSFIE C2IE C1IE EEIE - RC2IE TXIF OSFIE ADIF RCIF TXIF OSFIF ADIF RCIF TXIF OSFIF C2IF C1IF EEIF OSFIF C2IF CCP3IF ECP3IF OSFIF CCP5IF CCP4IF CCP3IF - RC2IF TX2IF - RC2IF TX2IF	GIEPEIETMR0IEINTEIOCIEIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3TMR1GIEADIERCIETXIESSPIEOSFIEC2IEC1IEEEIEBCLIECCP5IECCP4IETX2IETMR1GIFADIFRCIFTX2IETMR1GIFADIFRCIFTX1FSSPIFOSFIFC2IFC1IFEEIFBCLIFOSFIFC2IFC11FIEIFBCLIFCCP5IFCCP4IFCCP3IFTMR6IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFRC2IFTX2IFTOPD	GIEPEIETMR0IEINTEIOCIETMR0IFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IDCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2TMR1GIEADIERCIETXIESSPIECCP1IEOSFIEC2IEC1IEEEIEBCLIELCDIERC2IETX2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFOSFIFC2IFC1IFEEIFBCLIFLCDIFOSFIFC2IFC1IFEEIFBCLIFLCDIFOSFIFC2IFC1IFEEIFBCLIFLCDIFOSFIFC2IFCCP4IFCCP3IFIDCBFICCP1IFOSFIFC2IFRCIFTXIFBCLIFLCDIFRC2IFTXIFIDCIFICDIFRC2IFCCP4IFCCP3IFIDCIFIDCIFRC2IFTX2IFRC2IFCCP3IFIDM6IFRC2IFIDCFIDCF <t< td=""><td>GIEICAICAICAICAICAICAICAICAICAICAICAICAICAICAICAICAINTFGIEPEIETMR0IEINTEIOCIETMR0IFIOCBF4IOCBF3IOCBF2IOCBF1IOCBF1IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF3IOCBP2IOCBF1IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBP7IOCBP6IOCBF5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBF6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBP6IOCBP5IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP4IOCBP5IOCBP5IOCBP4IOCBP3IOCBP3IOCBP4IOCBP3IOCBP4IOSFIECCP5IECCP4IETXIESPIEICDIFITMR2IEIMR1GIFADIFRCIFITXIFSSPIFICDIFITMR2IFIMR1GIFADIFICP5IFICCP4IFICCP3IFILCDIFICDIFIIMR4IFIMR1GIFADIFRC2IFITX2IFIMR6IFIMR4IFIMR4IFIMR1GIFIMIMITX2IFIMIMIIMIIMIMR1GIFIMIMITX2IFIMIMIIMIIMIMR1GIFIMIMIMIIMIIMIIMIIMIIM</td></t<> <td>GIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBF0IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBN0IOCBP7IOCBP6IOCBP5IOCBP4IOCBN3IOCBP2IOCBN1IOCBN0IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP0IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP0TMR1GIEADIERCIETXIESSPIECCP1ETMR2IETMR1IEOSFIEC2IEC1IEEEIEBCLIELCDIEC3IECCP2IERC2IETXIESSPIFCCP1IFTMR4IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFOSFIFC2IFC11FEEIFBCLIFLCDIFC3IFCCP2IFTMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFOSFIFC2IFC11FEEIFBCLIFLCDIFC3IFCCP2IFCCP5IFCCP4IFCCP3IFTMR6IFTMR4IFCCP5IFCCP4IFCCP3IFTMR6IFBCL2IFSSP2IFRC2IFTX2IFBCL2IFSSP2IFTOTX2IF</td>	GIEICAICAICAICAICAICAICAICAICAICAICAICAICAICAICAICAINTFGIEPEIETMR0IEINTEIOCIETMR0IFIOCBF4IOCBF3IOCBF2IOCBF1IOCBF1IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF3IOCBP2IOCBF1IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBP7IOCBP6IOCBF5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBF6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP7IOCBP6IOCBP5IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP4IOCBP5IOCBP5IOCBP4IOCBP3IOCBP3IOCBP4IOCBP3IOCBP4IOSFIECCP5IECCP4IETXIESPIEICDIFITMR2IEIMR1GIFADIFRCIFITXIFSSPIFICDIFITMR2IFIMR1GIFADIFICP5IFICCP4IFICCP3IFILCDIFICDIFIIMR4IFIMR1GIFADIFRC2IFITX2IFIMR6IFIMR4IFIMR4IFIMR1GIFIMIMITX2IFIMIMIIMIIMIMR1GIFIMIMITX2IFIMIMIIMIIMIMR1GIFIMIMIMIIMIIMIIMIIMIIM	GIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBF0IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBN0IOCBP7IOCBP6IOCBP5IOCBP4IOCBN3IOCBP2IOCBN1IOCBN0IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP0IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP0TMR1GIEADIERCIETXIESSPIECCP1ETMR2IETMR1IEOSFIEC2IEC1IEEEIEBCLIELCDIEC3IECCP2IERC2IETXIESSPIFCCP1IFTMR4IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFOSFIFC2IFC11FEEIFBCLIFLCDIFC3IFCCP2IFTMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFOSFIFC2IFC11FEEIFBCLIFLCDIFC3IFCCP2IFCCP5IFCCP4IFCCP3IFTMR6IFTMR4IFCCP5IFCCP4IFCCP3IFTMR6IFBCL2IFSSP2IFRC2IFTX2IFBCL2IFSSP2IFTOTX2IF

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-down mode.


查询PIC16F1946供应商 10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



查询PIC16F1946供应商 10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	х	Disabled
WDT_OFF (00)	х	х	Disabled

TABLE 10-1: WDT OPERATING MODES

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds. After a Reset, the default time-out period is 2 seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail event
- WDT is disabled
- Oscillator Start-up TImer (OST) is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0** "Memory Organization" and STATUS register (**Register 3-1**) for more information.

TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT
WDTE<1:0> = 00	Cleared
WDTE<1:0> = 01 and SWDTEN = 0	
WDTE<1:0> = 10 and enter Sleep	
CLRWDT Command	
Oscillator Fail Detected	
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST
Change INTOSC divider (IRCF bits)	Unaffected

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0				
—				WDTPS<4:0>	>		SWDTEN				
bit 7							bit				
Legend:											
R = Readat		W = Writable			nented bit, read						
u = Bit is ur	0		x = Bit is unknown -m/n = Value at POR and BOR/Valu				other Resets				
'1' = Bit is s	et	'0' = Bit is cle	ared								
bit 7-6	Unimpleme	ented: Read as '	0'								
bit 5-1	-			elect bits							
		WDTPS<4:0>: Watchdog Timer Period Select bits Bit Value = Prescale Rate									
	00000 = 1	:32 (Interval 1 m	s typ)								
		:64 (Interval 2 m	•••								
		00010 = 1:128 (Interval 4 ms typ)									
		00011 = 1:256 (Interval 8 ms typ) 00100 = 1:512 (Interval 16 ms typ)									
		00101 = 1:1024 (Interval 32 ms typ)									
		00110 = 1:2048 (Interval 64 ms typ)									
		00111 = 1:4096 (Interval 128 ms typ) 01000 = 1:8192 (Interval 256 ms typ)									
		01000 = 1:8192 (Interval 256 ms typ) 01001 = 1:16384 (Interval 512 ms typ)									
		01001 = 1.32768 (Interval 312 ms typ) 01010 = 1.32768 (Interval 1s typ)									
	01011 = 1	01011 = 1:65536 (Interval 2s typ) (Reset value)									
	01100 = 1	$01100 = 1:131072 (2^{17}) (Interval 4s typ)$ $01101 = 1:262144 (2^{18}) (Interval 8s typ)$									
	01101 = 1	$01101 = 1:262144 (2^{10}) (Interval 8s typ)$ $01110 = 1:524288 (2^{19}) (Interval 16s typ)$									
	01110 = 1	$01110 = 1.324200 (2^{-0}) (Interval 32s typ)$ $01111 = 1:1048576 (2^{20}) (Interval 32s typ)$									
	10000 = 1	10000 = 1:2097152 (2 ²¹) (Interval 64s typ)									
	10001 = 1	10001 = 1:4194304 (2 ²²) (Interval 128s typ) 10010 = 1:8388608 (2 ²³) (Interval 256s typ)									
	10010 = 1	$10010 = 1:8388608 (2^{23})$ (Interval 256s typ)									
	10011 = Reserved. Results in minimum interval (1:32)										
	•										
	•										
	11111 = F	Reserved. Result	s in minimum	interval (1:32)							
bit 0	SWDTEN:	Software Enable	/Disable for W	/atchdog Timer	bit						
	If WDTE<1										
	This bit is ig										
	<u>If WDTE<1</u> 1 = WDT is										
	0 = WDT is										
	If WDTE<1	:0> = 1x:									
	This bit is ig	gnored.									

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- · EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EED-ATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

查询PIC16F1946供应商 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 30.0 "Electrical Specifications**". If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		i
MOVLW	DATA_EE	_ADDR	;
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGI	;Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set the WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the \overline{CPD} bit in the Configuration Word 1 (Register 4-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

查询PIC16F1946供应商 EXAMPLE 11-2: DATA EEPROM WRITE

Required Sequence	BANKSEL MOVLW MOVWF BCF BCF BSF BCF MOVLW MOVWF MOVLW MOVWF BSF	DATA_EE_ADDR EEADRL DATA_EE_DATA EEDATL EECON1, CFGS EECON1, EEPGD EECON1, WREN INTCON, GIE 55h EECON2 0AAh	<pre>;Point to DATA memory ;Enable writes ;Disable INTs. ; ;Write 55h ; ;Write AAh</pre>
Required Sequence	MOVWF MOVLW MOVWF	EECON2 OAAh EECON2 EECON1, WR INTCON, GIE EECON1, WREN	; ;Write AAh ;Set WR bit to begin write ;Enable Interrupts ;Disable writes



	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Flash ADDR	 {	PC + 1	EEADRH,EEADRL	PC + 3	PC + 4	PC + 5
Flash Data			R (PC + 1) EEDA		R (PC + 3) INST	R (PC + 4)
	INSTR(PC - 1) executed here	BSF EECON1,RD executed here	INSTR(PC + 1) executed here	Forced NOP executed here	INSTR(PC + 3) executed here	INSTR(PC + 4) executed here
RD bit	 	 	/			
EEDATH EEDATL Register	 			Χ		
EERHLT	 1		/		 	

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash Program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches may not be equivalent to the number of row locations. During programming, user software may need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
 - 2: Flash program memory can be read regardless of the setting of the CP bit.

TABLE 11-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/Boundary	Number of Write Latches/Boundary		
PIC16F/LF1946/47	32 words, EEADRL<4:0> = 00000	8 words, EEADRL<2:0> = 000		

查询PIC16F1946供应商 EXAMPLE 11-3: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI: PROG_ADDR_LO
   data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL EEADRL
                             ; Select Bank for EEPROM registers
   MOVLW PROG_ADDR_LO ;
          EEADRL ; Store LSB of address
PROG_ADDR_HI ;
   MOVWF
   MOVLW
   MOVWL EEADRH
                           ; Store MSB of address
            EECON1,CFGS ; Do not select Configuration Space
EECON1,EEPGD ; Select Program Memory
   BCF
   BSF
            INTCON, GIE
                             ; Disable interrupts
   BCF
   BSF
            EECON1,RD
                             ; Initiate read
   NOP
                             ; Executed (Figure 11-1)
   NOP
                             ; Ignored (Figure 11-1)
   BSF
            INTCON, GIE
                            ; Restore interrupts
   MOVF
            EEDATL,W
                           ; Get LSB of word
   MOVWF
            PROG_DATA_LO ; Store in user location
                           ; Get MSB of word
            EEDATH,W
   MOVE
   MOVWF
            PROG_DATA_HI
                            ; Store in user location
```

查询PIC16F1946供应商

11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE, and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- 6. Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with 16 write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.

It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.


An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.

Note: The code sequence provided in Example 11-5 must be repeated multiple times to fully program an erased program memory row.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 16 WRITE LATCHES



查询PIC16F1946供应商

EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY

; This row erase routine assumes the following:

; 1. A valid address within the erase block is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory $0{\rm x}70$ - $0{\rm x}7F$

	BCF	INTCON,GIE	; Disable ints so required sequences will execute properly
	BANKSEL	EEADRL	
	MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary
	MOVWF	EEADRL	
	MOVF	ADDRH,W	; Load upper 6 bits of erase address boundary
	MOVWF	EEADRH	
	BSF	EECON1,EEPGD	; Point to program memory
	BCF	EECON1,CFGS	; Not configuration space
	BSF	EECON1, FREE	; Specify an erase operation
	BSF	EECON1,WREN	; Enable writes
	MOVLW	55h	; Start of required sequence to initiate erase
	MOVWF	EECON2	; Write 55h
Required Sequence	MOVLW	0AAh	i
uire	MOVWF	EECON2	; Write AAh
ed	BSF	EECON1,WR	; Set WR bit to begin erase
жŵ	NOP		; Any instructions here are ignored as processor
			; halts to begin erase sequence
	NOP		; Processor will stop here and wait for erase complete.
L			
			; after erase processor continues with 3rd instruction
	BCF	EECON1,WREN	; Disable writes
	BSF	INTCON,GIE	; Enable interrupts

查询PIC16F1946供应商 EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY ; This write routine assumes the following: ; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR, stored in little endian format ; ; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH: ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F ; BCF INTCON,GIE ; Disable ints so required sequences will execute properly BANKSEL EEADRH ; Bank 3 MOVF ADDRH,W ; Load initial address MOVWF EEADRH MOVF ADDRL,W MOVWF EEADRL LOW DATA_ADDR ; Load initial data address MOVIW MOVWF FSROL MOVLW HIGH DATA_ADDR ; Load initial data address MOVWF FSROH ; BSF EECON1, EEPGD ; Point to program memory BCF EECON1,CFGS ; Not configuration space BSF EECON1,WREN ; Enable writes BSF EECON1,LWLO ; Only Load Write Latches LOOP MOVIW FSR0++ ; Load first data byte into lower MOVWF EEDATL ; MOVIW FSR0++ ; Load second data byte into upper MOVWF EEDATH MOVF EEADRL,W ; Check if lower bits of address are '000' XORLW 0x07; Check if we're on the last of 8 addresses ANDLW 0×07 ; BTFSC STATUS,Z ; Exit if last of eight words, GOTO START_WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF EECON2 ; Write 55h Required Sequence MOVLW 0AAh MOVWF ; Write AAh EECON2 BSF EECON1,WR ; Set WR bit to begin write ; Any instructions here are ignored as processor NOP ; halts to begin write sequence NOP ; Processor will stop here and wait for write to complete. ; After write processor continues with 3rd instruction. INCF EEADRL,F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF EECON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW ; Start of required write sequence: 55h MOVWF EECON2 ; Write 55h Required Sequence MOVLW 0AAh MOVWF EECON2 ; Write AAh BSF EECON1,WR ; Set WR bit to begin write NOP ; Any instructions here are ignored as processor ; halts to begin write sequence NOP ; Processor will stop here and wait for write complete. ; after write processor continues with 3rd instruction BCF EECON1,WREN ; Disable writes BSF INTCON,GIE ; Enable interrupts

查询PIC16F1946供应商

11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:

- * PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;
- * PROG_DATA_HI, PROG_DATA_LO

BANKSEL	EEADRL	;	Select correct Bank
MOVLW	PROG_ADDR_LO	;	
MOVWF	EEADRL	;	Store LSB of address
CLRF	EEADRH	;	Clear MSB of address
BSF	EECON1,CFGS	;	Select Configuration Space
BCF	INTCON,GIE	;	Disable interrupts
BSF	EECON1,RD	;	Initiate read
NOP		;	Executed (See Figure 11-1)
NOP		;	Ignored (See Figure 11-1)
BSF	INTCON,GIE	;	Restore interrupts
MOVF	EEDATL,W	;	Get LSB of word
MOVWF	PROG_DATA_LO	;	Store in user location
MOVF	EEDATH,W	;	Get MSB of word
MOVWF	PROG_DATA_HI	;	Store in user location

查询PIC16F1946供应商 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	L EEDATL	;	
MOVF	EEDATL, W	;EEDATL not changed	
		;from previous write	
BSF	EECON1, R	D ;YES, Read the	
		;value written	
XORWF	EEDATL, W	;	
BTFSS	STATUS, Z	;Is data the same	
GOTO	WRITE_ERR	;No, handle error	
:		;Yes, continue	

查询PIC16F1946供应商

REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchar	nged	x = Bit is unknow	n	-n/n = Value at	POR and BOR/V	alue at all other F	Resets
'1' = Bit is set		'0' = Bit is cleared	t				

bit 7-0

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—		EEDAT<13:8>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			EEAD	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bi	t	W = Writable bit		U = Unimpleme	ented bit, read as	'0'		
u = Bit is unchan	a a a	x = Bit is unknow		-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

'0' = Bit is cleared

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—				EEADR<14:8>	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address

'1' = Bit is set

R/S/HC-0/0

RD

bit 0

查询PIC16F1946供应商

R/W-0/0 R/W-0/0 R/W-0/0 R/W/HC-0/0 R/W-x/q R/W-0/0 R/S/HC-0/0 EEPGD CFGS LWLO FREE WRERR WREN WR bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets S = Bit can only be set x = Bit is unknown '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EEPGD: Flash Program/Data EEPROM Memory Select bit 1 = Accesses program space Flash memory 0 = Accesses data EEPROM memory bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Accesses Configuration, User ID and Device ID Registers 0 = Accesses Flash Program or data EEPROM Memory bit 5 LWLO: Load Write Latches Only bit If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash): 1 = The next WR command does not initiate a write; only the program memory latches are updated. 0 = The next WR command writes a value from EEDATH: EEDATL into program memory latches and initiates a write of all the data stored in the program memory latches. If CFGS = 0 and EEPGD = 0: (Accessing data EEPROM) LWLO is ignored. The next WR command initiates a write to the data EEPROM. bit 4 FREE: Program Flash Erase Enable bit If CFGS = 1 (Configuration space) **OR** CFGS = 0 and EEPGD = 1 (program Flash): 1 = Performs an erase operation on the next WR command (cleared by hardware after completion of erase). 0 = Performs a write operation on the next WR command. If EEPGD = 0 and CFGS = 0: (Accessing data EEPROM) FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle. bit 3 WRERR: EEPROM Error Flag bit 1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).

EECON1: EEPROM CONTROL 1 REGISTER REGISTER 11-5:

	0 = The program or erase operation completed normally.
bit 2	WREN: Program/Erase Enable bit
	 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash and data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a program Flash or data EEPROM program/erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software. 0 = Program/erase operation to the Flash or data EEPROM is complete and inactive.
bit 0	RD: Read Control bit
	 1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 0 = Does not initiate a program Flash or data EEPROM data read

initiate a program riash or data EEPROM data read.

REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W/ 0/0		
VV-0/0	VV-0/0	VV-0/0	VV-0/0	VV-0/0	VV-0/0	VV-0/0	W-0/0		
	EEPROM Control Register 2								
bit 7						bit 0			
-									
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'					
S = Bit can onl	y be set	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all othe			ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.2.2** "Writing to the Data EEPROM Memory" for more information.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	123
EECON2	EEPROM Control Register 2 (not a physical register)							111*	
EEADRL	EEADRL<7:0>						122		
EEADRH	_	EEADRH<6:0>						122	
EEDATL	EEDATL<7:0>						122		
EEDATH	_	—	— EEDATH<5:0>					122	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Data EEPROM module.

* Page provides register information.

查询PIC16F1946供应商 12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are up to five ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:


- TRISx registers (data direction register)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 12-1. For this device family, the following functions can be moved between different pins.

- CCP3/P3C output
- CCP3/P3B output
- CCP2/P2D output
- CCP2/P2C output
- CCP2/P2B output
- CCP2/P2A output
- CCP1/P1C output
- CCP1/P1B output

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

查询PIC16F1946供应商

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL
oit 7							bit C
egend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
ı = bit is unch	nanged	x = Bit is unk	nown	-n/n = Value	at POR and BOI	R/Value at all c	other Resets
1' = Bit is set		'0' = Bit is cle	ared				
bit 7		:P3 PWM C Ou ction is on RE3	•	tion bit			
		ction is on RD3					
bit 6	0 = P3B fund	P3 PWM B Ou tion is on RE4 tion is on RD4	/P3B/COM1	tion dit			
oit 5		P2 PWM D Ou		tion bit			
		ction is on RE0 ction is on RD0					
bit 4	0 = P2C fund	P2 PWM C Ou ction is on RE1	/P2C/VLCD2	tion bit			
vit 3	 1 = P2C function is on RD1/P2C/SEG1 P2BSEL: CCP2 PWM B Output Pin Selection bit 0 = P2B function is on RE2/P2B/VLCD3 1 = P2B function is on RD2/P2B/SEG2 						
vit 2	CCP2SEL: C 0 = CCP2/P2	CP2 Input/Out A function is c A function is c	put Pin Selection RC1/CCP2/	P2A/T1OSI/SE	EG32		
pit 1	P1CSEL: CC 0 = P1C func	EP1 PWM C Ou ction is on RE5 ction is on RD5	itput Pin Selec /P1C/COM2				
oit O	P1BSEL: CC	P1 PWM B Out	tput Pin Selec /P1B/COM3	tion bit			

查询PIC16F1946供应商 **12.2 PORTA Registers**

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 12-1: INITIALIZING PORTA

PORTA	;
PORTA	;Init PORTA
LATA	;Data Latch
LATA	;
ANSELA	;
ANSELA	;digital I/O
TRISA	;
B'11110000'	;Set RA<7:4> as inputs
TRISA	;and set RA<3:0> as
	;outputs
	PORTA LATA LATA ANSELA ANSELA TRISA B'11110000'

12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. AN0 (ADC)
- 2. SEG33 (LCD)
- 3. CPS0 (CSM)

<u>RA1</u>

- 1. SEG18
- 2. CPS1 (CSM)

<u>RA2</u>

- 1. SEG34 (LCD)
- 2. VREF- (DAC)
- 3. AN2 (ADC)
- 4. CPS2 (CSM)

<u>RA3</u>

- 1. VREF+ (DAC)
- 2. SEG35 (LCD)
- 3. AN3 (ADC)
- 4. CPS3 (CSM)

<u>RA4</u>

- 1. SEG14 (LCD)
- 2. T0CKI (TMR0)

<u>RA5</u>

- 1. AN4 (ADC)
- 2. SEG15 (LCD)
- 3. CPS4 (CSM)

<u>RA6</u>

- 1. OSC2 (enabled by Configuration Word)
- 2. CLKOUT (enabled by Configuration Word)
- 3. SEG36 (LCD)

<u>RA7</u>

- 1. OSC1/CLKIN (enabled by Configuration Word)
- 2. SEG37 (LCD)

查询PIC16F1946供应商

REGISTER 12-2: PORTA: PORTA REGISTER

RA5	RA4	RA3				
<u> </u>		10.0	RA2	RA1	RA0	
				•	bit 0	
W = Writable	bit	U = Unimplemented bit, read as '0'				
x = Bit is unk	nown	-n/n = Value at POR and BOR/Value at all other Resets			ther Resets	
'0' = Bit is cleared						
	x = Bit is unk	W = Writable bit x = Bit is unknown '0' = Bit is cleared	x = Bit is unknown -n/n = Value a	x = Bit is unknown -n/n = Value at POR and BO	x = Bit is unknown -n/n = Value at POR and BOR/Value at all o	

bit 7-0 RA<7:0>: PORTA I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATA<7:0>: PORTA Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-6	Unimplemented: Read as '0'
bit 5	 ANSA5: Analog Select between Analog or Digital Function on pins RA<5>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
bit 4	Unimplemented: Read as '0'
bit 3-0	 ANSA<3:0>: Analog Select between Analog or Digital Function on pins RA<3:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
Note 1.	When setting a pin to an analog input the corresponding TRIS hit must be set to input mode in order to

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	166
ADCON1	ADFM		ADCS<2:0>		—	—	ADPRE	F<1:0>	167
ANSELA	_	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	129
CPSCON0	CPSON	CPSRM	_	_	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	331
CPSCON1	-	—	_			CPSCH<4:0>			332
DACCON0	DACEN	DACLPS	DACOE		DACPS	S<1:0>		DACNSS	176
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	128
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	341
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	341
LCDSE4	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	341
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		195
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	128
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 12-2: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN<1:0> CPD		CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>			FOSC<2:0>		56

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

查询PIC16F1946供应商 12.3 PORTB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-7). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTB.

Reading the PORTB register (Register 12-6) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

The TRISB register (Register 12-7) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-9). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

12.3.2 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference **Section 13.0 "Interrupt-On-Change"** for more information.

EXAMPLE 12-2: INITIALIZING PORTB

BANKSEL	PORTDB;	
CLRF	PORTB	;Init PORTD
BANKSEL	LATDB	;Data Latch
CLRF	LATB	;
BANKSEL	TRISD	;
MOVLW	B'11110000'	;Set RD<7:4> as inputs
MOVWF	TRISD	;and set RD<3:0> as
		;outputs

12.3.3 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

<u>RB0</u>

- 1. SEG30 (LCD)
- 2. FLT0 (CCP)
- 3. SRI (SR Latch)
- 4. INT

RB1

1. SEG8 (LCD)

<u>RB2</u>

1. SEG9 (LCD)

<u>RB3</u>

1. SEG10 (LCD)

RB4

1. SEG11 (LCD)

<u>RB5</u>

- 1. SEG29 (LCD)
- 2. T1G (TMR1)

<u>RB6</u>

- 1. ICSPCLK (Programming)
- 2. ICDCLK (enabled by Configuration Word)
- 3. SEG38 (LCD)

<u>RB7</u>

- 1. ICSPDAT (Programming)
- 2. ICDDAT (enabled by Configuration Word)
- 3. SEG39 (LCD)

REGISTER 12-6: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7		·				•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 12-7: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 12-8: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

查询PIC16F1946供应商

'1' = Bit is set

REGISTER 12-9: WPUB: WEAK PULL-UP PORTB REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
bit 7			•				bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	152
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	152
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	152
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	131
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	341
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	341
LCDSE4	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	341
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		195
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	131
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS	S<1:0>	206
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	132

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

'0' = Bit is cleared

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

查询PIC16F1946供应商 **12.4 PORTC Registers**

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 12-11). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-3 shows how to initialize PORTC.

Reading the PORTC register (Register 12-10) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The TRISC register (Register 12-11) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 12-3: INITIALIZING PORTC

BANKSEL	PORTC	;
CLRF	PORTC	;Init PORTC
BANKSEL	LATC	;Data Latch
CLRF	LATC	;
BANKSEL	TRISC	;
MOVLW	B'11110000'	;Set RC<7:4> as inputs
MOVWF	TRISC	;and set RC<3:0> as
		;outputs

12.4.1 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

<u>RC0</u>

- 1. T1OSO (Timer1 Oscillator)
- 2. T1CKI (TMR1)
- 3. SEG40 (ICD)

<u>RC1</u>

- 1. T1OSI (Timer1 Oscillator)
- 2. CCP2/P2A
- 3. SEG32 (ICD)

<u>RC2</u>

- 1. SEG13 (LCD)
- 2. CCP1/P1A

<u>RC3</u>

- 1. SEG17 (LCD)
- 2. SCL1 (MSSP1)
- 3. SCK1 (MSSP1)

<u>RC4</u>

- 1. SEG16 (LCD)
- 2. SDA1 (MSSP1)
- 3. SDI1 (MSSP1)

<u>RC5</u>

- 1. SEG12 (LCD)
- 2. SDO1 (MSSP1)

<u>RC6</u>

- 1. SEG27 (LCD)
- 2. TX1 (EUSART1)
- 3. CK2 (EUSART1)

<u>RC7</u>

- 1. SEG28 (LCD)
- 2. DT1 (EUSART1)
- 3. RX1 (EUSART1)

查询PIC16F1946供应商

REGISTER 12-10: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
bit 7	·	•					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RC<7:0>**: PORTC General Purpose I/O Pin bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 12-11: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISC<7:0>:** PORTC Tri-State Control bits 1 = PORTC pin configured as an input (tri-stated) 0 = PORTC pin configured as an output

0 = PORTC pin configured as an output

REGISTER 12-12: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

查询PIC16F1946供应商 TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	126
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	134
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	341
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	341
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	341
LCDSE4	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	341
LCDSE5	_	_	SE45	SE44	SE43	SE42	SE41	SE40	341
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	134
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SSP1CON1	WCOL	SSPOV	SSPEN	СКР		SSPM	<3:0>		292
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	291
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	205
TX1STA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	306
TX2STA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	306
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

查询PIC16F1946供应商 12.5 PORTD Registers

PORTD is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISD (Register 12-13). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-4 shows how to initialize PORTD.

Reading the PORTD register (Register 12-13) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATD).

The TRISD register (Register 12-14) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 12-4: INITIALIZING PORTD

BANKSEL	PORTD	;
CLRF	PORTD	;Init PORTD
BANKSEL	LATD	;Data Latch
CLRF	LATD	;
BANKSEL	TRISD	;
MOVLW	B'11110000'	;Set RD<7:4> as inputs
MOVWF	TRISD	;and set RD<3:0> as
		;outputs
1		

12.5.1 PORTD FUNCTIONS AND OUTPUT PRIORITIES

Each PORTD pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

<u>RD0</u>

- 1. SEG0 (LCD)
- 2. P2D (CCP)

<u>RD1</u>

- 1. SEG1 (LCD)
- 2. P2C (CCP)

RD2

- 1. P2B (CCP)
- 2. SEG2 (LCD)

RD3

- <u>1.05</u>00 (l
- 1. SEG3 (LCD)
- 2. P3C (CCP)

<u>RD4</u>

- 1. SEG4 (LCD)
- 2. P3D (CCP)
- 3. SDO2 (SSP2)

<u>RD5</u>

- 1. SEG5 (LCD)
- 2. P1C (CCP)
- 3. SDI2/SDA2 (SSP2)

<u>RD6</u>

- 1. SEG5 (LCD)
- 2. P1B (CCP)
- 3. SCK2/SCL2 (SSP2)

<u>RD7</u>

- 1. SEG7 (LCD)
- 2. <u>SS2</u> (SSP2)

REGISTER 12-13: PORTD: PORTD REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	
bit 7	·						bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 **RD<7:0>**: PORTD General Purpose I/O Pin bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 12-14: TRISD: PORTD TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISD<7:0>: PORTD Tri-State Control bits

1 = PORTD pin configured as an input (tri-stated)

0 = PORTD pin configured as an output

REGISTER 12-15: LATD: PORTD DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATD<7:0>: PORTD Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTD are actually written to corresponding LATD register. Reads from PORTD register is return of actual I/O pin values.

查询PIC16F1946供应商

TABLE 12-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	126
CCPxCON	PxM<	1:0> (1)	DCxB<1:0>			236			
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	137
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:0> LMUX<1:0>		<1:0>	337	
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	341
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	137
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	137

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTD.

Note 1: Applies to ECCP modules only.

查询PIC16F1946供应商 **12.6 PORTE Registers**

PORTE is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). The exception is RE3, which is input only and its TRIS bit will always read as '1'. Example 12-5 shows how to initialize PORTE.

Reading the PORTE register (Register 12-16) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATE). RE3 reads '0' when MCLRE = 1.

12.6.1 ANSELE REGISTER

The ANSELE register (Register 12-19) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISE register (Register 12-17) controls the PORTE pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISE register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELE register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 12-5: INITIALIZING PORTE

BANKSEL PORTE	;
CLRF PORTE	;Init PORTE
BANKSEL LATE	;Data Latch
CLRF LATE	;
BANKSEL ANSELE	;
CLRF ANSELE	;digital I/O
BANKSEL TRISE	;
MOVLW B'00001100'	;Set RE<3:2> as inputs
MOVWF TRISE	;and set RE<1:0>
	;as outputs

12.6.2 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each PORTE pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

<u>RE0</u>

- 1. P2D (CCP)
- 2. VLCD1 (LCD)

RE1

- 1. P2C (CCP)
- 2. VLCD2 (LCD)

<u>RE2</u>

- P2B (CCP)
 VLCD3 (LCD)
- RE3
- 1. P3C (CCP)
- 2. COM0 (LCD)

<u>RE4</u>

- 1. P3B (CCP)
- 2. COM1 (LCD)

<u>RE5</u>

- 1. P1C (CCP)
- 2. COM32(LCD)

<u>RE6</u>

- 1. P1B (CCP)
- 2. COM3 (LCD)

<u>RE7</u>

- 1. CCP2/P2A (CCP)
- 2. SEG31 (LCD)

查询PIC16F1946供应商

'1' = Bit is set

REGISTER 12-16: PORTE: PORTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0
bit 7		•					bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

bit 7-0 **RE<7:0>:** PORTE I/O Pin bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 12-17: TRISE: PORTE TRI-STATE REGISTER

'0' = Bit is cleared

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

TRISE<7:0>: RE<7:0> Tri-State Control bits

1 = PORTE pin configured as an input (tri-stated)

0 = PORTE pin configured as an output

REGISTER 12-18: LATE: PORTE DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Logondy | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATE<7:0>: PORTE Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTE are actually written to corresponding LATE register. Reads from PORTE register is return of actual I/O pin values.

REGISTER 12-19: ANSELE: PORTE ANALOG SELECT REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	—	ANSE2	ANSE1	ANSE0
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ANSE<7:0>**: Analog Select between Analog or Digital Function on Pins RE<7:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	126
ANSELE	—	—	—	—	—	ANSE2	ANSE1	ANSE0	141
CCPxCON	PxM<	1:0> (1)) DCxB<1:0>		CCPxM<3:0>				236
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	141
LCDCON	LCDEN	SLPEN	WERR	—	CS<	1:0>	LMUX	<1:0>	337
LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE	VLCD2PE	VLCD1PE	_	339
LCDSE2	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	341
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	140
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	140

TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: Applies to ECCP modules only.

查询PIC16F1946供应商 12.7 PORTF Registers

PORTF is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISF (Register 12-21). Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-4 shows how to initialize PORTF.

Reading the PORTF register (Register 12-13) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATF).

The TRISF register (Register 12-14) controls the PORTF pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISF register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.7.1 ANSELF REGISTER

The ANSELF register (Register 12-23) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELF bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELF bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELF register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 12-6: INITIALIZING PORTF

BANKSEL	PORTF	;
CLRF	PORTF	;Init PORTF
BANKSEL	LATF	;Data Latch
CLRF	LATF	;
BANKSEL	ANSELF	;
CLRF	ANSELF	;digital I/O
BANKSEL	TRISF	;
MOVLW	B'11110000'	;Set RF<7:4> as inputs
MOVWF	TRISF	;and set RF<3:0> as
		;outputs

12.7.2 PORTF FUNCTIONS AND OUTPUT PRIORITIES

Each PORTF pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

<u>RF0</u>

- 1. AN16 (ADC)
- 2. CPS16 (CSM)
- 3. C12IN0- (Comparator)
- 4. SEG41 (LCD)
- 5. VCAP (LDO)

<u>RF1</u>

- 1. AN6 (ADC)
- 2. CPS6 (CSM)
- 3. C2OUT (Comparator)
- 4. SRNQ (SR Latch)
- 5. SEG19 (LCD)

<u>RF2</u>

- 1. AN7 (ADC)
- 2. CPS7 (CSM)
- 3. C1OUT (Comparator)
- 4. SEG20 (LCD)
- 5. SRQ (SR Latch)

<u>RF3</u>

- 1. AN8 (ADC)
- 2. CPS8 (CSM)
- 3. C123IN2- (Comparator)
- 4. SEG21 (LCD)

<u>RF4</u>

- 1. AN9 (ADC)
- 2. CPS9 (CSM)
- 3. C2IN+ (Comparator)
- 4. SEG22 (LCD)

<u>RF5</u>

- 1. AN10 (ADC)
- 2. CPS10 (CSM)
- 3. C12IN1- (Comparator)
- 4. DACOUT (DAC)
- 5. SEG23 (LCD)

<u>RF6</u>

- 1. AN11 (ADC)
- 2. CPS11 (CSM)
- 3. C1IN+ (Comparator)
- 4. DACOUT (DAC)
- 5. SEG24 (LCD)

<u>RF7</u>

- 1. AN5 (ADC)
- 2. CPS5 (CSM)
- 3. C123IN3- (Comparator)
- 4. SS1 (MSSP1)
- 5. SEG25 (LCD)

查询PIC16F1946供应商

'1' = Bit is set

REGISTER 12-20: PORTF: PORTF REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
bit 7						•	bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-0 **RF<7:0>:** PORTF General Purpose I/O Pin bits $1 = Port pin is \ge VIH$ $0 = Port pin is \le VIL$

'0' = Bit is cleared

REGISTER 12-21: TRISF: PORTF TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISF<7:0>:** PORTF Tri-State Control bits 1 = PORTF pin configured as an input (tri-stated) 0 = PORTF pin configured as an output

REGISTER 12-22: LATF: PORTF DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATF<7:0>: PORTF Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTF are actually written to corresponding LATF register. Reads from PORTF register is return of actual I/O pin values.

查询PIC16F1946供应商

REGISTER 12-23: ANSELF: PORTF ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
ANSF7	ANSF6	ANSF5	ANSDF4	ANSF3	ANSF2	ANSDF1	ANSF0		
bit 7				·			bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-0 **ANSF<7:0>**: Analog Select between Analog or Digital Function on Pins RF<7:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	166
ANSELF	ANSF7	ANSF6	ANSF5	ANSF4	ANSF3	ANSF2	ANSF1	ANSF0	145
CCPxCON	PxM<	1:0> (1)	DCxB	<1:0>		CCPx	M<3:0>		236
CMOUT	—	—	—	—	_	MC3OUT	MC2OUT	MC1OUT	184
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	—	C1NCI	H<1:0>	184
CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	—	C2NCI	H<1:0>	184
CPSCON0	CPSON	CPSRM	—	_	CPSRN	IG<1:0>	CPSOUT	T0XCS	331
CPSCON1	_	_	_	_	CPSCH<3:0>			332	
DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	—	DACNSS	176
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	137
LCDCON	LCDEN	SLPEN	WERR	—	CS<	:1:0>	LMUX	<1:0>	337
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	341
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	341
LCDSE5	_	_	SE45	SE44	SE43	SE42	SE41	SE40	341
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	144
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	189
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	144

TABLE 12-7: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTF. **Note 1:** Applies to ECCP modules only.

TABLE 12-8: SUMMARY OF CONFIGURATION WORDS ASSOCIATED WITH PORTF

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015100	13:8		—	LVP	DEBUG	—	BORV	STVREN	PLLEN	50
CONFIG2	7:0	_	_	VCAPEN	_	_	—	WRT	<1:0>	58

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

查询PIC16F1946供应商 12.8 PORTG Registers

PORTG is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISG (Register 12-25). Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-4 shows how to initialize PORTG.

Reading the PORTG register (Register 12-24) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATG).

The TRISG register (Register 12-25) controls the PORTG pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISG register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.8.1 ANSELG REGISTER

The ANSELG register (Register 12-27) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELG bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELG bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELG register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 12-7: INITIALIZING PORTG

BANKSEL	PORTG	;
CLRF	PORTG	;Init PORTG
BANKSEL	LATG	;Data Latch
CLRF	LATG	;
BANKSEL	ANSELG	;
CLRF	ANSELG	;digital I/O
BANKSEL	TRISG	;
MOVLW	B'11110000'	;Set RG<7:4> as inputs
MOVWF	TRISG	;and set RG<3:0> as
		;outputs

12.8.2 PORTG FUNCTIONS AND OUTPUT PRIORITIES

Each PORTG pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

<u>RG0</u>

- 1. CCP3 (CCP)
- 2. P3A (CCP)
- 3. SEG42 (LCD)

<u>RG1</u>

- 1. AN15 (ADC)
- 2. CPS15 (CSM)
- 3. TX2 (EUSART)
- 4. CK2 (EUSART)
- 5. C3OUT (Comparator)

6. SEG43 (LCD)

RG2

- 1. AN14 (ADC)
- 2. CPS14 (CSM)
- 3. DT2/RX2 (EUSART)
- 4. C3IN+ (Comparator)
- 5. SEG44 (LCD)

<u>RG3</u>

- 1. AN13 (ADC)
- 2. CPS13 (CSM)
- 3. C3IN0- (Comparator)
- 4. CCP4 (CCP)
- 5. P3D (CCP)
- 6. SEG45 (LCD)

RG4

- 1. AN12 (ADC)
- 2. CPS12 (CSM)
- 3. C3IN1- (Comparator)
- 4. CCP5 (CCP)
- 5. P1D (CCP)
- 6. SEG26 (LCD)

<u>RG5</u>

1. VPP/MCLR (Basic)SEG18 (LCD)

查询PIC16F1946供应商

REGISTER 12-24: PORTG: PORTG REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—	RG5	RG4	RG3	RG2	RG1	RG0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit	t	U = Unimplemented bit, read as '0'					
u = Bit is unchang	ged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/Va	alue at all other f	Resets		
'1' = Bit is set		'0' = Bit is cleare	ed						
bit 7-6	Unimplemente	d: Read as '0'.							

bit 5-0	RG<5:0>: PORTG General Purpose I/O Pin bits
	1 = Port pin is ≥ VIH
	0 = Port pin is <u><</u> VIL

REGISTER 12-25: TRISG: PORTG TRI-STATE REGISTER

U-0	U-0	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'.
bit 5	TRISG5: PORTG Tri-State Control bit
	This bit (RG5 pin) is an input only and always read as '1'.
bit 4-0	TRISG<4:0>: PORTG Tri-State Control bits
	 1 = PORTG pin configured as an input (tri-stated) 0 = PORTG pin configured as an output

REGISTER 12-26: LATG: PORTG DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATG5	LATG4	LATG3	LATG2	LATG1	LATG0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'.

bit 5-0 LATG<5:0>: PORTG Output Latch Value bits

Note 1: Writes to PORTG are actually written to corresponding LATG register. Reads from PORTG register is return of actual I/O pin values.

查询PIC16F1946供应商

REGISTER 12-27: ANSELG: PORTG ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0		
	—	—	ANSG4	ANSG3	ANSG2	ANSG1	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cle	ared						

bit 7-5 Unimplemented: Read as '0'.

bit 4-1 **ANSG<4:1>**: Analog Select between Analog or Digital Function on Pins RG<4:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

bit 0 Unimplemented: Read as '0'.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-28: WPUG: WEAK PULL-UP PORTG REGISTER

U-0	U-0	R/W-1/1	U-0	U-0	U-0	U-0	U-0
—	—	WPUG5	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 7-6 Unimplemented: Read as '0'.
- bit 5 WPUG5: Weak Pull-up Register bits 1 = Pull-up enabled 0 = Pull-up disabled

bit 4-0 Unimplemented: Read as '0'.

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

查询PIC16F1946供应商

TABLE 12-9. SUMMART OF REGISTERS ASSOCIATED WITH FORTS								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
_			CHS<4:0>			GO/DONE	ADON	166
_	_	_	ANSG4	ANSG3	ANSG2	ANSG1	—	148
PxM<	1:0> (1)	DCxB	<1:0>	CCPxM<3:0>				236
_	_	—	_	—	MC3OUT	MC2OUT	MC1OUT	184
C1INTP	C1INTN	C1PCH1	C1PCH0	—	—	C1NCH<1:0>		184
C2INTP	C2INTN	C2PCH1	C2PCH0	—	—	C2NCH<1:0>		184
CPSON	CPSRM	_	_	CPSRN	IG<1:0>	CPSOUT	TOXCS	331
_	_	_	_		CPSCI	H<3:0>		332
_	_	—	LATG4	LATG3	LATG2	LATG1	LATG0	147
LCDEN	SLPEN	WERR	—	CS<	:1:0>	LMUX	(<1:0>	337
_	_	SE45	SE44	SE43	SE42	SE41	SE40	341
—	—	RG5	RG4	RG3	RG2	RG1	RG0	147
—	—	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	147
_	_	WPUG5	—	—	—	_	—	148
	Bit 7 — PxM< — C1INTP C2INTP CPSON — —	Bit 7 Bit 6 — — — — PxM<1:0>(1) — — C1INTP C1INTN C2INTP C2INTN CPSON CPSRM — — — — — —	Bit 7 Bit 6 Bit 5 — — — — — — PxM<::>>(1) DCxB — — — C1INTP C1INTN C1PCH1 C2INTP C2INTN C2PCH1 CPSON CPSRM — — — — — — — — — — LCDEN SLPEN WERR — — SE45 — — RG5 — — —	Bit 7 Bit 6 Bit 5 Bit 4 — $ -$ — — $ -$ — $ -$ </td <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 — — — ANSG4 ANSG3 $$ — ANSG4 ANSG3 $PxM<1:0>(1)$ DCxB<1:0> — — — — ANSG4 C1INTP C1INTN C1PCH1 C1PCH0 C2INTP C2INTN C2PCH1 C2PCH0 — — — — — — — CPSRM — — — — — — — CPSRM — — — CPSRM — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — SE45 SE44 S</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2—————HSG4ANSG3ANSG2———ANSG4ANSG3ANSG2PxM<1:0>(1)DCxB<1:0>—CCPxM————MC3OUTC1INTPC1INTNC1PCH1C1PCH0—C2INTPC2INTNC2PCH1C2PCH0—CPSONCPSRM——CPSR————CPSR———CPSR——IATG4LATG3LCDENSLPENWERR—CS——SE45SE44SE43——RG5RG4RG3RG2———TRISG5TRISG4TRISG3</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1—$-$<</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0$CHS < 4:0 >$$GO/DORE$$ADON$$ANSG4$$ANSG3$$ANSG2$$ANSG1$$PxM < 1:0 >$$DCx > < 1:0 >$$CCPx > < > < > < < > < < > < < > < < < > < < < > < < < < > < <$</td>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 — — — ANSG4 ANSG3 $$ — ANSG4 ANSG3 $PxM<1:0>(1)$ DCxB<1:0> — — — — ANSG4 C1INTP C1INTN C1PCH1 C1PCH0 C2INTP C2INTN C2PCH1 C2PCH0 — — — — — — — CPSRM — — — — — — — CPSRM — — — CPSRM — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — SE45 SE44 S	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2—————HSG4ANSG3ANSG2———ANSG4ANSG3ANSG2PxM<1:0>(1)DCxB<1:0>—CCPxM————MC3OUTC1INTPC1INTNC1PCH1C1PCH0—C2INTPC2INTNC2PCH1C2PCH0—CPSONCPSRM——CPSR————CPSR———CPSR——IATG4LATG3LCDENSLPENWERR—CS——SE45SE44SE43——RG5RG4RG3RG2———TRISG5TRISG4TRISG3	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1— $ -$ <	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0 $ CHS < 4:0 >$ $GO/DORE$ $ADON$ $ ANSG4$ $ANSG3$ $ANSG2$ $ANSG1$ $ PxM < 1:0 >$ $DCx > < 1:0 >$ $CCPx > < > < > < < > < < > < < > < < < > < < < > < < < < > < < < < < < < < < < < < < < < < < < < <$

TABLE 12-9: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTG. **Note 1:** Applies to ECCP modules only.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **13.0 INTERRUPT-ON-CHANGE**

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin, or combination of PORTB pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the Interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 13-1:


```
MOVLW 0xff
XORWF IOCBF, W
ANDWF IOCBF, F
```

13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM



查询PIC16F1946供应商

REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

Legend:							
bit 7							bit 0
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
R/W-0/0							

R = Readable bit	vv = vvritable bit	O = Onimplemented bit, read as O
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBP<7:0>: Interrupt-on-Change Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBN<7:0>: Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0 IOCB

IOCBF<7:0>: Interrupt-on-Change Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

PIC16F1946供应商									
SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93	
IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	152	
IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	152	
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	152	
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131	
	SUMI Bit 7 GIE IOCBF7 IOCBN7 IOCBP7	SUM ARY OF Bit 7 Bit 6 GIE PEIE IOCBF7 IOCBF6 IOCBN7 IOCBN6 IOCBP7 IOCBP6	SUMWARY OF REGISTEBit 7Bit 6Bit 5GIEPEIETMR0IEIOCBF7IOCBF6IOCBF5IOCBN7IOCBN6IOCBN5IOCBP7IOCBP6IOCBP5	SUMURRY OF REGISTERS ASSOBit 7Bit 6Bit 5Bit 4GIEPEIETMR0IEINTEIOCBF7IOCBF6IOCBF5IOCBF4IOCBN7IOCBN6IOCBN5IOCBN4IOCBP7IOCBP6IOCBP5IOCBP4	SUMWARY OF REGISTERS ASSOCIATED VBit 7Bit 6Bit 5Bit 4Bit 3GIEPEIETMR0IEINTEIOCIEIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3	SUMMARY OF REGISTERS ASSOCIATED WITH INTEBit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIEPEIETMR0IEINTEIOCIETMR0IFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBP7IOCBP6IOCBP5IOCBP4IOCBN3IOCBN2	SUMARY OF REGISTERS ASSOCIATED WITH INTERUPT-OBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1GIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBP7IOCBP6IOCBP5IOCBP4IOCBN3IOCBN2IOCBN1	SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0GIEPEIETMROIEINTEIOCIETMROIFINTFIOCIFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBF0IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBN0IOCBP7IOCBF6IOCBP5IOCBP4IOCBN3IOCBN2IOCBN1IOCBN0	

 TRISB
 TRISB7
 TRISB6
 TRISB5
 TRISB4
 TRISB3
 TRISB2
 TRISB1
 TRISB0

 Legend:
 — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-on-Change.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **14.0 FIXED VOLTAGE REFERENCE** (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)
- · Capacitive Sensing (CPS) module
- · LCD bias generator

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers


The output of the FVR supplied to the ADC, Comparators, DAC and CPS module is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the Comparators, DAC and CPS module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 18.0 "Comparator Module" and Section 26.0 "Capacitive Sensing (CPS) Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 30.0** "**Electrical Specifications**" for the minimum delay requirement.



查询PIC16F1946供应商

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

	_	-							
R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAF	/R<1:0>	ADFV	ADFVR<1:0>		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set	t	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion			
bit 7	0 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is disabled	bit					
bit 6	0 = Fixed Vo	ed Voltage Re Itage Referenc Itage Referenc	e output is not	t ready or not e	enabled				
bit 5	0 = Tempera	erature Indicato ture Indicator i ture Indicator i	s disabled)					
bit 4	0 = VOUT = V	perature Indic /DD - 4VT (Higł /DD - 2VT (Low	n Range)	lection bit ⁽³⁾					
bit 3-2	00 = Compar 01 = Compar 10 = Compar	ator, DAC and ator, DAC and ator, DAC and	CPS module I CPS module I CPS module I	Fixed Voltage F Fixed Voltage F Fixed Voltage F	ference Selectic Reference Perip Reference Perip Reference Perip Reference Perip	heral output is heral output is heral output is	1x (1.024V) 2x (2.048V) ⁽²		
bit 1-0	00 = ADC Fix 01 = ADC Fix 10 = ADC Fix	ed Voltage Re ed Voltage Re ed Voltage Re	ference Periph ference Periph ference Periph	nce Selection b neral output is neral output is neral output is a neral output is a	off 1x (1.024V) 2x (2.048V) (2)				
	/RRDY is always	s '1' on PIC16I	-1946/47 only.						

- **2:** Fixed Voltage Reference output cannot exceed VDD.
 - 3: See Section 15.0 "Temperature Indicator Module" for additional information.

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	R<1:0>	ADFV	R<1:0>	156

Legend: Shaded cells are not used with the Fixed Voltage Reference.

查询PIC16F1946供应商 15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)**" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



15.2 Minimum Operating VDD vs. Minimum Sensing Temperature

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs.range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital converter. Channel 29 is reserved for the temperature circuit output. Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

Note: Every time the ADC MUX is changed to the temperature indicator output selection (CHS bit in the ADCCON0 register), wait 500 usec for the sampling capacitor to fully charge before sampling the temperature indicator output.

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE**


The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

查询PIC16F1946供应商

FIGURE 16-1: ADC BLOCK DIAGRAM



查询PIC16F1946供应商 **16.1 ADC Config**uration

16.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

16.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to Section 12.0 "I/O Ports" for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

16.1.2 CHANNEL SELECTION

There are 20 selections available:

- AN<16:0> pins
- Temperature Indicator
- · DAC Output
- FVR (Fixed Voltage Reference) Output

Refer to Section 15.0 "Temperature Indicator Module", Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.2 "ADC Operation**" for more information.

16.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.048V
- FVR 4.096V (Not available on LF devices)

The ADNREF bit of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more details on the fixed voltage reference.

16.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 16-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 30.0 "Electrical Specifications"** for more information. Table 16-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

查询PIC16F1946供应商

TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES


ADC Clock P	eriod (TAD)						
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾
Frc	x11	1.0-6.0 μs ^(1,4)					

Legend: Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.
 - **2:** These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



查询PIC16F1946供应商 16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.

FIGURE 16-3: 10-BIT A/D CONVERSION RESULT FORMAT



查询PIC16F1946供应商 16.2 ADC Operation

16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 16.2.6 "A/D Conver-
	sion Procedure".

16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

16.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 16-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F/LF1946/47	CCP5

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to **Section 23.0** "Capture/Compare/PWM **Modules**" for more information.

查询PIC16F1946供应商

16.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 16.3 "A/D Acquisition Requirements".

EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC
;for polling, Vdd and Vss references, Frc
;clock and AN0 input.
;
;Conversion start & polling for completion

; Conversion start & polling for completion ; are included.

;		
BANKSEL	ADCON1	;
MOVLW	B'11110000'	;Right justify, Frc
		;clock
MOVWF	ADCON1	;Vdd and Vss Vref
BANKSEL	TRISA	;
BSF	TRISA,0	;Set RA0 to input
BANKSEL	ANSEL	;
BSF	ANSEL,0	;Set RA0 to analog
BANKSEL	ADCON0	;
MOVLW	B'0000001'	;Select channel AN0
MOVWF	ADCON0	;Turn ADC On
CALL	SampleTime	;Acquisiton delay
BSF	ADCON0, ADGO	;Start conversion
BTFSC	ADCON0, ADGO	;Is conversion done?
GOTO	\$-1	;No, test again
BANKSEL	ADRESH	;
MOVF	ADRESH,W	;Read upper 2 bits
MOVWF	RESULTHI	;store in GPR space
BANKSEL	ADRESL	;
MOVF	ADRESL,W	;Read lower 8 bits
MOVWF	RESULTLO	;Store in GPR space

查询PIC16F1946供应商 16.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:							
-	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
	'1' = Bit is set '0' = Bit is cleared						
T - Dit ia	361						
bit 7	Unimplem	nented: Read as '0'					
	-						
bit 6-2		: Analog Channel Select bits					
	00000 = A						
	00001 = A						
	00010 = A						
	00011 = A 00100 = A						
	00100 = A						
	00101 = A						
	00111 = A						
	01000 = A						
	01001 = A	N9					
	01010 = A						
	01011 = AN11						
	01100 = A	N12					
	01101 = A						
	01110 = A						
	01111 = A						
	10000 = A						
	10001 = F	Reserved. No channel connec	cted.				
	•						
	11100 = F	Reserved. No channel connec	rted				
		emperature Indicator ⁽³⁾					
		DAC output ⁽¹⁾					
		VR (Fixed Voltage Reference	e) Buffer 1 Output ⁽²⁾				
bit 1	GO/DONE	A/D Conversion Status bit					
	1 = A/D co	onversion cycle in progress. S	Setting this bit starts an A/D conversion cycle.				
			hardware when the A/D conversion has completed.				
		onversion completed/not in pr					
bit 0	ADON: A	DC Enable bit					
	1 = ADC is						
	-	s disabled and consumes no	operating current				
Note 1:	See Section 1	7.0 "Digital-to-Analog Conv	verter (DAC) Module" for more information.				
			ce (FVR)" for more information.				
2:		•	· · · ·				
3:	See Section 1	5.0 "Temperature Indicator	Module" for more information.				

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0
ADFM	ADFM ADCS<2:0>				ADNREF	ADPRE	F<1:0>
bit 7	-						
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value	at POR and BC	R/Value at all o	other Res
'1' = Bit is set		'0' = Bit is clea	ared				
 bit 7 ADFM: A/D Result Format Select bit 1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion resu loaded. 0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion resu loaded. 							
bit 6-4	ADCS<2:0>: A/D Conversion Clock Select bits 000 = Fosc/2 001 = Fosc/8 010 = Fosc/32 011 = Frc (clock supplied from a dedicated RC oscillator) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64 111 = Frc (clock supplied from a dedicated RC oscillator)						
bit 3	Unimpleme	ented: Read as '	כ'				
bit 2	 ADNREF: A/D Negative Voltage Reference Configuration bit 0 = VREF- is connected to VSS 1 = VREF- is connected to external VREF- 						
bit 1-0 ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits 00 = VREF+ is connected to VDD 01 = Reserved 10 = VREF+ is connected to external VREF+(1) 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module ⁽¹⁾							

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

REGISTER 16-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 16-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | 6<1:0> | — | — | — | — | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower 2 bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

查询PIC16F1946供应商

REGISTER 16-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	—	—	—	—	ADRE	S<9:8>	
t 7	•			-			bit 0	
egend:								
= Readable b	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets					
= Bit is set		'0' = Bit is clea	ared					
u = Bit is unchangedx = Bit is unknown'1' = Bit is set'0' = Bit is cleared		-n/n = Value a	at POR and BO	R/Value at all o	other R			

bit 7-2Reserved: Do not use.bit 1-0ADRES<9:8>: ADC Result Register bits

Upper 2 bits of 10-bit conversion result

REGISTER 16-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

查询PIC16F1946供应商

16.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for Tc can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - 1}) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -CHOLD(RIC + RSS + RS) ln(1/511)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) ln(0.001957)$
= $1.12\mu s$


Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


= 4.42\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







© 2010 Microchip Technology Inc.

DS41414B-page 171

查询PIC16F1946供应商

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	166
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	167
ADRESH	A/D Result I	A/D Result Register High							168
ADRESL	A/D Result Register Low							168	
ANSELA	_	_	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	129
ANSELF	ANSELF7	ANSELF6	ANSELF5	ANSELF4	ANSELF3	ANSELF2	ANSELF1	ANSELF0	145
ANSELG	_	_	_	ANSELG4	ANSELG3	ANSELG2	ANSELG1	—	148
CCP1CON	P1M·	<1:0>	DC1B	<1:0>	CCP1M<3:0>				236
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	140
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	TSRNG CDAFVR<1:0>			R<1:0>	156
DACCON0	DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	—	DACNSS	176
DACCON1	_	—	—			DACR<4:0>			176

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

EQUATION 17-1: DAC OUTPUT VOLTAGE

$\frac{IF DACEN = I}{Vout} = \left((VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE \frac{IF DACEN = 0 \& DACLPS = 1 \& DACR[4:0] = 11111}{Vout} = VSOURCE +$ $\frac{IF DACEN = 0 \& DACLPS = 0 \& DACR[4:0] = 00000}{Vout} = VSOURCE -$

VSOURCE+ = VDD, VREF, or FVR BUFFER 2

VSOURCE - = VSS

17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Section 30.0 "Electrical Specifications".

17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

17.3 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17-2 shows an example buffering technique.

查询PIC16F1946供应商

FIGURE 17-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





FIGURE 17-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



查询PIC16F1946供应商 17.4 Low-Power Voltage State

positive voltage source.

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSOURCE+), or the

negative voltage source, (VSOURCE-) can be disabled. The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the

17.4.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 17.5 "Operation During Sleep**" for more information.

Reference Figure 17-3 for output clamping examples.

17.4.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE


The DAC output voltage can be set to VSOURCE- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACNSS bits to the proper negative source.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 17-3 for output clamping examples.

FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES



17.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

17.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

查询PIC16F1946供应商

REGISTER 17-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE	—	DACP	SS<1:0>	—	DACNSS
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpleme	ented bit, read as '	0'	
u = Bit is unch		x = Bit is unknow		•	POR and BOR/Va		Resets
'1' = Bit is set	-	'0' = Bit is cleare					
			-				
bit 7	DACEN: DAC 1 = DAC is er 0 = DAC is di	nabled					
bit 6	1 = DAC Pos	 DACLPS: DAC Low-Power Voltage State Select bit 1 = DAC Positive reference source selected 0 = DAC Negative reference source selected 					
bit 5	1 = DAC volta	Voltage Output Er age level is also ar age level is discon	n output on the				
bit 4	Unimplement	ed: Read as '0'					
bit 3-2	DACPSS<1:0>: DAC Positive Source Select bits 00 = VDD 01 = VREF+ pin 10 = FVR Buffer2 output 11 = Reserved, do not use						
bit 1	Unimplement	ed: Read as '0'					
bit 0	DACNSS: DAG 1 = VREF- 0 = VSS	C Negative Source	Select bits				

REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVR1	ADFVR0	156
DACCON0	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	176
DACCON1			_	DACR<4:0>				176	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

查询PIC16F1946供应商 18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference

18.1 Comparator Overview


A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 18-1:

SINGLE COMPARATOR



查询PIC16F1946供应商 FIGURE 18-2: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM



查询PIC16F1946供应商

18.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 18-1) contain Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 18-2) contain Control bits for the following:

- Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-1 shows the output state versus input conditions, including polarity control.

TABLE 18-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

18.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

查询PIC16F1946供应商

18.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CM2CON1 register.

See **Section 30.0 "Electrical Specifications"** for more information.

18.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

18.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 21-1) for more information.

18.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

18.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

查询PIC16F1946供应商

18.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

18.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 30.0 "Electrical Specifications"** for more details.

18.9 Interaction with ECCP Logic

The comparators can be used as general purpose comparators. Their outputs can be brought out to the CxOUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note:	When the Comparator module is first initialized the output state is unknown.
	Upon initialization, the user should verify
	the output state of the comparator prior to
	relying on the result, primarily when using
	the result in connection with other
	peripheral features, such as the ECCP
	Auto-Shutdown mode.


18.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



查询PIC16F1946供应商

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxOE CxPOL		CxSP	CxHYS	CxSYNC
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
u = Bit is und	changed	x = Bit is unki	nown	-	at POR and BC		other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7	CxON: Com	parator Enable	bit				
Sit i	1 = Compar	ator is enabled a ator is disabled		s no active pow	ver		
bit 6	CxOUT: Co	mparator Output	bit				
	If CxPOL =	1 (inverted polar	<u>ity):</u>				
	1 = CxVP <						
	0 = CxVP >	· CxVN 0 (non-inverted	oolarity):				
	1 = CxVP >		<u>50iainty).</u>				
	0 = CxVP <	CxVN					
bit 5	CxOE: Com	parator Output	Enable bit				
	drive th	is present on th e pin. Not affect		Requires that t	the associated T	RIS bit be clea	ared to actually
		is internal only					
bit 4		mparator Outpu	-	ct bit			
		ator output is inv ator output is no					
bit 3	-	nted: Read as '					
bit 2	-			.;+			
DILZ		parator Speed/F ator operates in			modo		
		ator operates in					
bit 1	•	mparator Hyster	•	-			
		rator hysteresis		-			
		rator hysteresis					
bit 0	CxSYNC: C	omparator Outp	ut Synchronou	us Mode bit			
	1 = Compa	rator output to	Fimer1 and I/C) pin is synch	ronous to chang	ges on Timer1	clock source
		updated on the				-	
	· · · · · · ·	rator output to T					

REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

查询PIC16F1946供应商

REGISTER 18-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCI	H<1:0>		_	CxNCI	H<1:0>
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 6	0 = No intern CxINTN: Con 1 = The CxII 0 = No intern	F interrupt flag v rupt flag will be mparator Interru F interrupt flag v rupt flag will be	set on a posit opt on Negativ vill be set upo set on a nega	ive going edge ve Going Edge I on a negative go tive going edge	of the CxOUT t Enable bits bing edge of the of the CxOUT	oit e CxOUT bit	
bit 5-4	00 = CxVP c 01 = CxVP c 10 = CxVP c	 Comparator F connects to CxII connects to DAC connects to FVF connects to Vss 	N+ pin CVoltage Refe	erence	bits		
bit 3-2	Unimplemer	nted: Read as '	0'				
bit 1-0	00 = CxVN c 01 = CxVN c 10 = CxVN c	Comparator I connects to CXII connects to CXII connects to CXII connects to CXII connects to CXII	NO- pin N1- pin N2- pin	t Channel Selec	ct bits		

REGISTER 18-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0	R-0/0
—	_	_	—	_	MC3OUT	MC2OUT	MC1OUT
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3	Unimplemented: Read as '0'
bit 2	MC3OUT: Mirror Copy of C3OUT bit
bit 1	MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC1OUT: Mirror Copy of C1OUT bit

查印h	PIC16F194	16供应商								
T/	ABLE 18-2	: SUMM	ARY OF RI	EGISTERS	S ASSOCI	ATED WIT	Н СОМРА	RATOR N	IODULE	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELF	ANSF7	ANSF6	ANSF5	ANSF4	ANSF3	ANSF2	ANSF1	ANSF0	145
ANSELG	—	_	_	ANSG4	ANSG3	ANSG2	ANSG1	_	148
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	183
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2SP	C2HYS	C2SYNC	183
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	—	_	C1NCI	H<1:0>	184
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	—	_	C2NCH<1:0>		184
CM3CON0	C3ON	C3OUT	C3OE	C3POL	—	C3SP	C3HYS	C3SYNC	183
CM3CON1	C3INTP	C3INTN	C3PCH1	C3PCH0	_	_	C3NCI	H<1:0>	184
CMOUT	—	_	_	—	_	MC3OUT	MC2OUT	MC10UT	184
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	156
DACCON0	DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	_	DACNSS	176
DACCON1	_	_	_			DACR<4:0>			176
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	144
TRISG	—	—	TRISG5	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	147

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the Comparator module.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 19.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- SR Latch output is available externally
- Separate Q and \overline{Q} outputs
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

19.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 18.0 "Comparator Module" and Section 21.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source is available that can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR Latch, respectively.

Note: Enabling both the Set and Reset inputs from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured.

19.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR Latch outputs may be directly output to an I/O pin at the same time.


The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

19.3 Effects of a Reset

Upon any device Reset, the SR Latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.

查询PIC16F1946供应商

FIGURE 19-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM



查询PIC16F1946供应商 TABLE 19-1: SRCLK FREQUENCY TABLE

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz		
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz		
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz		
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz		
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz		
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz		
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz		
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz		
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz		

REGISTER 19-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR Latch is enabled 0 = SR Latch is disabled						
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 102 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 103 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 104 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock						
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR Latch is disabled						
bit 2	SRNQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRnQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR Latch is disabled						
bit 1	<pre>SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input</pre>						
bit 0	<pre>SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse reset input for 1 Q-clock period 0 = No effect on reset input</pre>						
Note 1: S	Set only, always reads back '0'.						

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

REGISTER 19-2: SRCON1: SR LATCH CONTROL 1 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E		
bit 7							bit		
Legend:									
R = Readal		W = Writable		•	mented bit, read				
u = Bit is ur	•	x = Bit is unki		-n/n = Value a	at POR and BC	R/Value at all	other Resets		
'1' = Bit is s	et	'0' = Bit is cle	ared						
bit 7	SRSPE: SR	Latch Periphera	al Set Enable I	bit					
		h is set when th							
	0 = SRI pin	has no effect or	n the set input	of the SR Latcl	h				
bit 6	SRSCKE: SI	R Latch Set Clo	ock Enable bit						
		1 = Set input of SR Latch is pulsed with SRCLK							
		has no effect o		of the SR Latc	h				
bit 5		R Latch C2 Set							
		 1 = SR Latch is set when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the set input of the SR Latch 							
bit 4		R Latch C1 Set							
	1 = SR Latc	1 = SR Latch is set when the C1 Comparator output is high							
	0 = C1 Com	0 = C1 Comparator output has no effect on the set input of the SR Latch							
bit 3	SRRPE: SR	Latch Peripher	al Reset Enab	le bit					
		1 = SR Latch is reset when the SRI pin is high							
		has no effect or	•		tch				
bit 2		R Latch Reset							
		 1 = Reset input of SR Latch is pulsed with SRCLK 0 = SRCLK has no effect on the reset input of the SR Latch 							
bit 1		R Latch C2 Res	•						
	1 = SR Latc	h is reset when	the C2 Compa	arator output is	high				
					ut of the SR La	tch			
bit 0		R Latch C1 Res							
		h is reset when							
	0 = C1 Com								

SRRC2E

TRISA1

SRRC1E

TRISA0

190

128

查询PIC16F1946供应商 TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 on Page ANSELA ANSA5 ANSA3 ANSA2 ANSA1 ANSA0 ____ ___ ____ 129 SRCON0 SRCLK<2:0> SRPS SRLEN SRQEN SRNQEN SRPR 189

SRSC1E

TRISA4

SRRPE

TRISA3

SRRCKE

TRISA2

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the SR Latch module.

SRSC2E

TRISA5

SRCON1

TRISA

SRSPE

TRISA7

SRSCKE

TRISA6

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 20.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- · Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 20-1 is a block diagram of the Timer0 module.

20.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.


20.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.



查询PIC16F1946供应商

20.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

Note: The Watchdog Timer (WDT) uses its own independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

20.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

20.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 30.0 "Electrical Specifications".

20.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

查询PIC16F1946供应商

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>			
bit 7	·						bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is un	changed	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is s	et	'0' = Bit is cle	ared						
bit 7	WPUEN: We	ak Pull-up Ena	ble bit						
		pull-ups are dis							
		II-ups are enab	•	al WPUx latch	values				
bit 6		errupt Edge Sel		_					
		1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin							
bit 5	•	TMR0CS: Timer0 Clock Source Select bit							
		n on RA4/T0Ck							
		nstruction cycle		4)					
bit 4	TMR0SE: Tir	TMR0SE: Timer0 Source Edge Select bit							
		1 = Increment on high-to-low transition on RA4/T0CKI pin							
		0 = Increment on low-to-high transition on RA4/T0CKI pin							
bit 3		ller Assignment							
		 Prescaler is not assigned to the Timer0 module Prescaler is assigned to the Timer0 module 							
bit 2-0		escaler Rate Se		odule					
	Bit	Value Timer0							
		000 1:2 001 1:4							
		010 1:8							
		011 1:1							
		100 1:3							
		101 1:6	4						

REGISTER 20-1: OPTION_REG: OPTION REGISTER

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1 : 128

1:256

110 111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	—	—	CPSRN	G<1:0>	CPSOUT	T0XCS	331
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
OPTION_REG	WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0>					195			
TMR0	Timer0 Module Register						193*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商

21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- Gate Toggle Mode
- Gate Single-pulse Mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.




FIGURE 21-1: TIMER1 BLOCK DIAGRAM

查询PIC16F1946供应商 21.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 21-1 displays the Timer1 enable selections.

TABLE 21-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

21.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 21-2 displays the clock source selections.

21.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 Gate
- C1 or C2 comparator input to Timer1 Gate

21.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS1	TMR1CS0	T1OSCEN	Clock Source
0	1	x	System Clock (Fosc)
0	0	x	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

TABLE 21-2: CLOCK SOURCE SELECTIONS

查询PIC16F1946供应商 **21.3 Timer1 Prescaler**

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

21.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

TABLE 21-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output SYNCC2OUT (optionally Timer1 synchronized output)

^{© 2010} Microchip Technology Inc.

查询PIC16F1946供应商

21.6.2.1 I1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

21.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

21.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

21.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

21.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 21-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time
	as changing the gate polarity may result in
	indeterminate operation.

21.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 21-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 21-6 for timing details.

21.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

21.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

查询PIC16F1946供应商 21.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

21.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the $\overline{\text{T1SYNC}}$ bit setting.

21.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 23.0 "Capture/Compare/PWM Modules".

21.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 16.2.5** "**Special Event Trigger**".





FIGURE 21-2: TIMER1 INCREMENTING EDGE

查询PIC16F1946供应商 FIGURE 21-3: TIMER1 GATE ENABLE MODE TMR1GE T1GPOL T1G_IN T1G_IN T1CKI T1GVAL TIMER1 N N+1 N+2 N+3 N+4

FIGURE 21-4: TIMER1 GATE TOGGLE MODE



TMR1GE		
	J	
T1GPOL		
T1GSPM		
T1GGO/	✓ Set by software	Cleared by hardware on
DONE		falling edge of T1GVAL
	Counting enabled on rising edge of T1G	
T1G_IN		
_		
T1CKI		
T1GVAL	· · · · · ·	
TIMER1	N X N	I + 1 × N + 2
	/ \	

查询PIC16F1946供应商 FIGURE 21-6: TIMER1 GATE SINGLE-P	ULSE AND TOGGLE COMBINED MODE
TMR1GE	
T1GPOL	
T1GSPM	
T1GTM	
T1GGO/ Set by software DONE Counting enabled on rising edge of T1G	Cleared by hardware on falling edge of T1GVAL
T1GVAL	
TIMER1 N	N + 1 N + 2 N + 3 N + 4
TMR1GIF Cleared by software	Set by hardware on falling edge of T1GVAL → Cleared by software

查询PIC16F1946供应商 21.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0> T1CKPS<		S<1:0>	T1OSCEN	T1SYNC		TMR10N	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)
	10 = Timer1 clock source is pin or oscillator:
	$\frac{\text{If } T10\text{SCEN} = 0}{10}$
	External clock from T1CKI pin (on the rising edge)
	<u>If T1OSCEN = 1</u> : Crystal oscillator on T1OSI/T1OSO pins
	01 = Timer1 clock source is system clock (Fosc)
	00 = Timer1 clock source is instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1:1 Prescale value
bit 3	T1OSCEN: LP Oscillator Enable Control bit
	1 = Dedicated Timer1 oscillator circuit enabled
	0 = Dedicated Timer1 oscillator circuit disabled
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit
	$\underline{TMR1CS} = 1X$
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input with system clock (Fosc)
	TMR1CS<1:0> = 0X
	This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Clears Timer1 Gate flip-flop

查询PIC16F1946供应商

21.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 21-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u				
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>				
bit 7							bit				
Legend:											
R = Readable		W = Writable		•	nented bit, read						
u = Bit is unc	0	x = Bit is unki			at POR and BO		other Resets				
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	eared by hardw	are					
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored <u>1</u> :	rolled by the T	imer1 gate fund ate function	tion						
bit 6	1 = Timer1 g	T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)									
bit 5	1 = Timer1 (0 = Timer1 (T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip flop is cleared Timer1 gate flip-flop toggles on every rising edge. 									
bit 4	T1GSPM: Tir	mer1 Gate Sing	le-Pulse Mode	e bit							
		ate Single-Puls ate Single-Puls		abled and is cor abled	ntrolling Timer1	gate					
bit 3	T1GGO/DON	T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit									
			•	s ready, waiting as completed o	•	started					
bit 2	Indicates the	T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).									
bit 1-0	Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). T1GSS<1:0>: Timer1 Gate Source Select bits 00 = Timer1 Gate pin 01 = Timer0 overflow output 10 = Comparator 1 optionally synchronized output (SYNCC1OUT) 11 = Comparator 2 optionally synchronized output (SYNCC2OUT)										

REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

查询PIC16F1946供应商 TABLE 21-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1N	1<3:0>		236
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2N	1<3:0>		236
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
TMR1H	Holding Regi	ster for the M	ost Significan	t Byte of the	16-bit TMR1 F	Register			201*
TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	16-bit TMR1	Register			201*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	205
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	206

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 22.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note:	The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON or T6CON. PRx refer-
	ences PR2, PR4 or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16 and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 22-1 for a block diagram of Timer2/4/6.

FIGURE 22-1: TIMER2/4/6 BLOCK DIAGRAM



查询PIC16F1946供应商 22.1 Timer2/4/6 Operation


The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 22.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction



22.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

22.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 24.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

22.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

查询PIC16F1946供应商

REGISTER 22-1:	TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
_		TxOUTF	PS<3:0> TMRxON TxCKPS		'S<1:0>					
bit 7							bit (
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is se	et	'0' = Bit is clea	ared							
bit 7	Unimpleme	nted: Read as '	0'							
bit 6-3	TxOUTPS<	3:0>: Timerx Ou	tput Postscale	er Select bits						
	0000 = 1:1									
		0001 = 1:2 Postscaler								
	0010 = 1:3 Postscaler									
	0011 = 1:4 Postscaler									
	0100 = 1:5 Postscaler 0101 = 1:6 Postscaler									
	0101 = 1.7 Postscaler									
	0111 = 1.8 Postscaler									
	1000 = 1:9									
	1001 = 1:10	Postscaler								
	1010 = 1:11	Postscaler								
	1011 = 1:12									
		1100 = 1:13 Postscaler								
	1101 = 1:14									
	1110 = 1:15 Postscaler									
bit 2	1111 = 1:16 Postscaler TMRxON: Timerx On bit									
5112	1 = Timerx									
	1 = 1 merx is on 0 = Timerx is off									
bit 1-0	TxCKPS<1:	0>: Timer2-type	Clock Presca	le Select bits						
	00 = Presca	ler is 1								
	01 = Presca									
	10 = Presca									
	11 = Presca									

查询PIC16F1946供应商 TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

TABLE 22-1. SUMMART OF REGISTERS ASSOCIATED WITH HMERZIAN									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP2CON	P2M•	<1:0>	DC2B	<1:0>		CCP2	M<3:0>		236
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	96
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	100
PR2	Timer2 Mo	dule Period	Register						209*
PR4	Timer4 Mo	dule Period	Register						209*
PR6	Timer6 Mo	dule Period	Register						209*
T2CON	_		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	211
T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKP	S<1:0>	211
T6CON	_	- T6OUTPS<3:0> TMR6ON T6CKPS<1:0>							211
TMR2	Holding Register for the 8-bit TMR2 Register								209*
TMR4	Holding Re	gister for the	e 8-bit TMR4	4 Register ⁽¹⁾					209*
TMR6	Holding Re	gister for the	e 8-bit TMR	6 Register ⁽¹⁾					209*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

查询PIC16F1946供应商 23.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all five CCP modules (ECCP1, ECCP2, ECCP3, CCP4, and CCP5). The only differences between CCP modules are in the Pulse-Width Modulation (PWM) function. The standard PWM function is identical in modules, CCP4 and CCP5. In CCP modules ECCP1, ECCP2, and ECCP3, the Enhanced PWM function has slight variations from one another. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. See Table 23-1 for more information.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
 - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

TABLE 23-1:PWM RESOURCES

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC16F/LF1946/47	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Standard PWM	Standard PWM

查询PIC16F1946供应商 23.1 Capture Mode

The Capture mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 23-1 shows a simplified diagram of the Capture operation.


23.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function**" for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 23-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



23.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

23.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock
	(Fosc) should not be used in Capture
	mode. In order for Capture mode to
	recognize the trigger event on the CCPx
	pin, Timer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

23.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 23-1 demonstrates the code to perform this function.

EXAMPLE 23-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL CO	CPxCON	;Set Ba	ank k	bits t	to point
		;to CCF	PxCOl	N	
CLRF CO	CPxCON	;Turn C	CCP r	module	e off
MOVLW NI	EW_CAPT_PS	;Load t	he V	W reg	with
		;the ne	ew pi	rescal	ler
		;move v	value	e and	CCP ON
MOVWF CO	CPxCON	;Load C	CPx	CON wi	ith this
		;value			

查询PIC16F1946供应商 23.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by FOSC/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

23.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<1:0> ⁽¹⁾ DCxB<1:0>			CCPxM<3:0>				236	
CCPRxL	Capture/Cor	mpare/PWM	Register x Lo	ow Byte (LSE	3)				214*
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	в)				214*
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	96
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	100
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	205
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	206
TMR1L	IR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						201*		
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						201*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	137
TRISE		_		—	TRISE3	TRISE2	TRISE1	TRISE0	140

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

Note 1: Applies to ECCP modules only.

* Page provides register information.

查询PIC16F1946供应商 23.2 Compare Mode

The Compare mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- · Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 23-2 shows a simplified diagram of the Compare operation.

FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



23.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	Clearing the CCPxCON register will force				
	the CCPx compare output latch to the				
	default low level. This is not the PORT I/O				
	data latch.				

23.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

23.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

23.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- · Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

TABLE 23-3: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx		
PIC16F/LF1946/47	CCP5		

Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

查询PIC16F1946供应商 23.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

23.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> (1)	DCxB	<1:0>		CCPxM<	:3:0>	•	236
CCPRxL	Capture/Cor	mpare/PWM	Register x Lo	ow Byte (LSE	3)				214*
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	в)				214*
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	96
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C31F	CCP2IF	99
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	100
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	205
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	206
TMR1L	Holding Reg	ister for the	Least Signific	cant Byte of t	he 16-bit TMR1 F	Register			201*
TMR1H	Holding Reg	ister for the	Most Signific	ant Byte of tl	ne 16-bit TMR1 R	egister			201*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	137
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	140

TABLE 23-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode.

Note 1: Applies to ECCP modules only.

* Page provides register information.

查询PIC16F1946供应商 23.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 23-3 shows a typical waveform of the PWM signal.

23.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.


The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers

Figure 23-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

FIGURE 23-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



查询PIC16F1946供应商 23.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PRx register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2/4/6:
 - Select the Timer2/4/6 resource to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.
 - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
 - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
 - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMRxIF bit of the PIRx register is set. See Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

23.3.3 TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRSx register selects which Timer2/4/6 timer is used.

23.3.4 PWM PERIOD

The PWM period is specified by the PRx register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 23-1.

EQUATION 23-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet Tosc \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 22.1 "Timer2/4/6 Operation") is not used in the determination of the PWM frequency.

23.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 23-2 is used to calculate the PWM pulse width.

Equation 23-3 is used to calculate the PWM duty cycle ratio.

EQUATION 23-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (*TMRx Prescale Value*)

EQUATION 23-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 23-4).

查询PIC16F1946供应商 23.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 23-4.

EQUATION 23-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 23-5:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

查询PIC16F1946供应商 23.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

23.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

23.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

23.3.10 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> (1)	DCxB	<1:0>		CCPx	M<3:0>		236
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	EL<1:0>	C1TSE	237	
CCPTMRS1	—	—	—	—	—	—	C5TSE	:L<1:0>	238
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	96
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	100
PRx	Timer2/4/6 P	Period Registe	er						209*
TxCON	—		TxOUT	PS<3:0>		TMRxON	TxCKP	S<:0>1	211
TMRx	Timer2/4/6 N	Iodule Regist	er						209*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	137
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	140

TABLE 23-8: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

* Page provides register information.

<u>查询PIC16F1946供应商</u> 23.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · CCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward Mode
- Full-Bridge PWM, Reverse Mode
- Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 23-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 23-9 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.




FIGURE 23-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

查询PIC16F1946供应商

TABLE 23-9: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: PWM Steering enables outputs in Single mode.

EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH FIGURE 23-6: STATE)

PxM<	:1:0>	Signal	0 ◄	Pulse Width	▶	PRX+1
	(Single Output)	PxA Modulated	-		Period ——	►
00		PxA Modulated	Dela		Delay	
10	(Half-Bridge)	PxB Modulated		_		
		PxA Active				· · · · · · · · · · · · · · · · · · ·
01	(Full-Bridge, Forward)	PxB Inactive			1 1 1	1 1 1
	,	PxC Inactive	 		1 	
		PxD Modulated				
		PxA Inactive				<u> </u>
11	(Full-Bridge, Reverse)	PxB Modulated			 i 	
		PxC Active	— ¦			1 1 1
		PxD Inactive				<u> </u>

Period = 4 * Tosc * (PRx + 1) * (TMRx Prescale Value)
Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

查询PIC16F1946供应商

FIGURE 23-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

×M<	1:0>	Signal	0	Pulse Width	→	PRx+1
00	(Single Output)	PxA Modulated			- Period	P
		PxA Modulated	 Delay]	⊲ ► Delay	į
10	(Half-Bridge)	PxB Modulated		,		
		PxA Active				
01	(Full-Bridge, Forward)	PxB Inactive	:			 1 1
	i oiwaid)	PxC Inactive				i
		PxD Modulated				
		PxA Inactive			1 1 1	
11	(Full-Bridge,	PxB Modulated	=			
	Reverse)	PxC Active			1 	
		PxD Inactive	;		1 1 1	

Period = 4 * Tosc * (PRx + 1) * (TMRx Prescale Value)
Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

查询PIC16F1946供应商 23.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 23-9). This mode can be used for Half-Bridge applications, as shown in Figure 23-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 23.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 23-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 23-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



查询PIC16F1946供应商 23.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.

In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.


In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION



查询PIC16F1946供应商 FIGURE 23-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT



查询PIC16F1946供应商

23.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 23-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

FIGURE 23-12: EXAMPLE OF PWM DIRECTION CHANGE



- **Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
 - 2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.

查询PIC16F1946供应商



查询PIC16F1946供应商 23.4.3 ENHANCED PWM

AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- A logic '1' on a Comparator (Cx) output

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.


When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 23.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)


- Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
 - Writing to the CCPxASE bit of the CCPxAS register is disabled while an auto-shutdown condition persists.
 - **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.
 - 4: Prior to an auto-shutdown event caused by a comparator output or INT pin event, a software shutdown can be triggered in firmware by setting the CCPxASE bit of the CCPxAS register to '1'. The Auto-Restart feature tracks the active status of a shutdown caused by a comparator output or INT pin event only. If it is enabled at this time, it will immediately clear this bit and restart the ECCP module at the beginning of the next PWM period.



23.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register. If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.





© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

23.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 23-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 23-5) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

FIGURE 23-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 23-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



查询PIC16F1946供应商 23.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 23-9.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in Section 23.4.3 "Enhanced PWM Auto-shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

FIGURE 23-18: SIMPLIFIED STEERING BLOCK DIAGRAM



2: Single PWM output requires setting at least one of the STRx bits.

查询PIC16F1946供应商

23.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 23-19 and 23-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

23.4.7 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.

The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

FIGURE 23-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRxSYNC = 0)





FIGURE 23-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRxSYNC = 1)



查询PIC16F1946供应商 23.4.8 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> (1)	DCxE	i<1:0>		CCPx	/<3:0>		236
CCPxAS	CCPxASE	(CCPxAS<2:0	>	PSSxA	D<1:0>	239		
CCPTMRS0	C4TSE	L<1:0>	C3TSE	EL<1:0>	C2TSE	L<1:0>	237		
CCPTMRS1	—	—	_	—	—	—	C5TSE	L<1:0>	238
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	96
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	100
PRx	Timer2/4/6 P	eriod Registe	er						209*
PSTRxCON	—	-	-	STRxSYNC	STRxD	STRxC	STRxB	STRxA	241
PWMxCON	PxRSEN				PxDC<6:0>				240
TxCON	—		TxOUT	PS<3:0>		TMRxON	TxCKP	S<:0>1	211
TMRx	Timer2/4/6 M	Iodule Regist	er						209*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	216
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	216
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	216
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	216
TRISE	—	—	—		TRISE3	TRISE2	TRISE1	TRISE0	216

TABLE 23-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

* Page provides register information.

查询PIC16F1946供应商

REGISTER 23-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxM·	<1:0> ⁽¹⁾	DCxB	8<1:0>		CCPx	VI<3:0>	
bit 7							bit
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpleme	ented bit, read as	; 'O'	
u = Bit is uncha	anged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/\	/alue at all other	Reset
'1' = Bit is set		'0' = Bit is clear	ed				
bit 7-6	PxM<1:0>: E	nhanced PWM Ou	Itput Configura	tion bits ⁽¹⁾			
	<u>Capture mode</u> Unused						
	Compare mod Unused	<u>le:</u>					
		<u> </u>					
		ssigned as Capture	e/Compare inp	ut; PxB, PxC, PxD	assigned as por	rt pins	
	If CCPxM<3:2	9 1		. ,	U P	-	
	00 = Single	output; PxA modu					
		idge output forwar ridge output; PxA,					t nino
		idge output, PXA,					t pins
bit 5-4		PWM Duty Cycle I			,		
	<u>Capture mode</u> Unused						
	Compare mod	le.					
	Unused	<u></u>					
	PWM mode:						
	These bits are	e the two LSbs of t	he PWM duty	cycle. The eight M	Sbs are found in	CCPRxL.	
bit 3-0	CCPxM<3:0>	: ECCPx Mode Se	elect bits				
	0000 = Capt	ture/Compare/PW	M off (resets E	CCPx module)			
	0001 = Rese						
		pare mode: toggle	e output on ma	tch			
	0011 = Rese	erved					
	0100 = Capt	ture mode: every f	alling edge				
	•	ture mode: every r	0 0				
		ture mode: every 4	0 0				
	0111 = Capi	ture mode: every 1	16th rising edge	9			
	1000 = Com	pare mode: initiali	ze ECCPx pin	low; set output on	compare match	(set CCPxIF)	
		ipare mode: initiali		0 /		()	
		pare mode: gener			•		50050
		pare mode: Speci starts A/D convers			TMR1 or TMR3,	sets CCPxIF bit	, ECCP2 trigge
	CCP4/CCP5	only:		,			
	11xx = PW						
		P2/ECCP3 only:			. In		
		/I mode: PxA, PxC /I mode: PxA, PxC	•				
		/I mode: PxA, PxC	0				
	1111 = PWN						

Note 1: These bits are not implemented on CCP<5:4>.

查询PIC16F1946供应商

REGISTER 23-2: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
C4T	SEL<1:0>	C3TSE	L<1:0>	C2TSE	EL<1:0>	C1TSE	L<1:0>
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-6	C4TSEL<1	:0>: CCP4 Timer	Selection				
	00 = CCP4	is based off Time	er 2 in PWM N	lode			
		is based off Time					
		is based off Time	er 6 in PWM N	lode			
	11 = Reser						
bit 5-4		:0>: CCP3 Timer					
		is based off Time					
		is based off Time is based off Time					
	10 - CCP3 11 = Reserv			loue			
bit 3-2		:0>: CCP2 Timer	Selection				
		is based off Time		lode			
		is based off Time					
	10 = CCP2	is based off Time	er 6 in PWM N	lode			
	11 = Reserv	ved					
bit 1-0	C1TSEL<1:	:0>: CCP1 Timer	Selection				
	00 = CCP1	is based off Time	er 2 in PWM N	lode			
	01 = CCP1	is based off Time	er 4 in PWM N	lode			
		is based off Time	er 6 in PWM N	lode			
	11 = Reserv	ved					

查询PIC16F1946供应商

REGISTER 23-3: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_		—		—	_	C5TSE	L<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-2	Unimpleme	nted: Read as '	0'				

 bit 7-2
 Unimplemented: Read as '0'

 bit 1-0
 C5TSEL<1:0>: CCP5 Timer Selection

 00 = CCP5 is based off Timer 2 in PWM Mode

01 = CCP5 is based off Timer 4 in PWM Mode

10 = CCP5 is based off Timer 6 in PWM Mode

11 = Reserved

查询PIC16F1946供应商

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
CCPxASE	CCPxAS<2:0>			PSSxA	AC<1:0>	PSSxBD<1:0>			
bit 7	·			·		·	bit (
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared							
bit 7	CCPxASE: CCPx Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; CCPx outputs are in shutdown state 0 = CCPx outputs are operating								
bit 6-4	CCPxAS<2:0>: CCPx Auto-Shutdown Source Select bits $000 = Auto-shutdown is disabled 001 = Comparator C1 output high^{(1)}010 = Comparator C2 output high^{(1, 2)}011 = Either Comparator C1 or C2 high^{(1, 2)}100 = VIL on INT pin101 = VIL on INT pin or Comparator C1 high^{(1)}110 = VIL on INT pin or Comparator C2 high^{(1, 2)}111 = VIL on INT pin or Comparator C1 or Comparator C2 high^{(1, 2)}$								
bit 3-2	PSSxAC<1:0>: Pins PxA and PxC Shutdown State Control bits 00 = Drive pins PxA and PxC to '0' 01 = Drive pins PxA and PxC to '1' 1x = Pins PxA and PxC tri-state								
bit 1-0	PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits 00 = Drive pins PxB and PxD to '0' 01 = Drive pins PxB and PxD to '1' 1x = Pins PxB and PxD tri-state								

2: For PIC16F1946/47 devices in ECCP3 mode, CCPxAS uses C3 instead of C2.

查询PIC16F1946供应商

REGISTER 23-5: PWMxCON: ENHANCED PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
PxRSEN				PxDC<6:0>							
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set '0' = Bit is			ared								
bit 7	PxRSEN: P	WM Restart Ena	ble bit								
1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event go											
		M restarts auton	,								
	0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM										
bit 6-0	PxDC<6:0>	PxDC<6:0>: PWM Delay Count bits									
		PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active									
	sr	ould transition a	active and the	actual time it t	ransitions activ	е					
Note 1: Bi	t resets to '0' w	vith Two-Speed S	Start-up and L	P, XT or HS sel	ected as the O	scillator mode	or Fail-Safe				

mode is enabled.

查询PIC16F1946供应商

REGISTER 23-6: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
_			STRxSYNC	STRxD	STRxC	STRxB	STRxA			
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
u = Bit is uncha	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is cleared								
bit 7-5	Unimplemen	ted: Read as	'0'							
bit 4	STRxSYNC: Steering Sync bit									
	1 = Output steering update occurs on next PWM period									
	0 = Output steering update occurs at the beginning of the instruction cycle boundary									
bit 3	STRxD: Steering Enable bit D									
	1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxD pin is assigned to port pin									
bit 2	STRxC: Steering Enable bit C									
	1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxC pin is assigned to port pin									
bit 1	STRxB: Steering Enable bit B									
	1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxB pin is assigned to port pin									
bit 0	STRxA: Steering Enable bit A									
	1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxA pin is assigned to port pin									
Note 1: The	PWM Steering	g mode is ava	ilable only when	the CCPxCO	N register bits (CCPxM<3:2> =	11 and			

PxM<1:0> = 00.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商

24.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

24.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 24-1 is a block diagram of the SPI interface module.

FIGURE 24-1: MSSPX BLOCK DIAGRAM (SPI MODE)



查询PIC16F1946供应商

The I²C interface supports the following modes and features:


- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- Limited Multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 24-2 is a block diagram of the I^2C interface module in Master mode. Figure 24-3 is a diagram of the I^2C interface module in Slave mode.

The PIC16F1947 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
 - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 24-2: MSSPX BLOCK DIAGRAM (I²C[™] MASTER MODE)





查询PIC16F1946供应商 24.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 24-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 24-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 24-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register.

During each SPI clock cycle, a full duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on

its SDOx pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDOx pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:


- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

查询PIC16F1946供应商

FIGURE 24-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



24.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 24.7 "Baud Rate Generator".

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

查询PIC16F1946供应商 24.2.2 SPIMODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCKx is the clock output)
- · Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSPxEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the **SSPxBUF** reaister durina transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.




FIGURE 24-5: SPI MASTER/SLAVE CONNECTION

查询PIC16F1946供应商 24.2.3 SPIMASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8 and Figure 24-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 24-6: SPI MODE WAVEFORM (MASTER MODE)



查询PIC16F1946供应商 24.2.4 SPISLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

24.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 24-7 shows the block diagram of a typical daisy-chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

24.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100).


When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven.


When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SSx} pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.

查询PIC16F1946供应商 FIGURE 24-7: SPI DAISY-CHAIN CONNECTION






查询PIC16F1946供应商

FIGURE 24-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

SSx Optional	<u>\</u>										
SCKx (CKP = 0 CKE = 0)											
SCKx (CKP = 1 CKE = 0)											
Write to SSPxBUF Valid	1 1 1 1					1 1 1 1		1 1 1 1	1 1 1 1 1 1		
SDOx —		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	X	bit 0	
SDIx ——	1 1 1 1	bit 7	\sim	\sim	\sim	\rightarrow	\sim	\sim	bit		
Input Sample	1 1 1	↑	1	1	1	↑	1	1	1		
SSPxIF Interrupt Flag	, , , ,	1 1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	 	1 1 1 1 1	 			
SSPxSR to SSPxBUF	1 1 1	1 1	ı ı	1 1 1	ı ı	ı ı	ı ı	ı ı	· ·	<u> </u>	
Write Collision detection active									<u> </u>		

FIGURE 24-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



查询PIC16F1946供应商

24.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled. In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	129
APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	126
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4	—	_	RC2IE	TX2IE	_	—	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR4	—	_	RC2IF	TX2IF	_	—	BCL2IF	SSP2IF	101
SSPxBUF	Synchronous Serial Port Receive Buffer/Transmit Register						247*		
SSPxCON1	WCOL	SSPxOV	SSPxEN	CKP	SSPxM<3:0>			292	
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	294
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	291
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSPx in SPI mode. * Page provides register information.

查询PIC16F1946供应商 24.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I^2C^{TM}) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A Slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 24-11 shows the block diagram of the MSSPx module when operating in I^2C Mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 24-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 24-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an ACK bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

查询PIC16F1946供应商

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

24.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of Clock Stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

24.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message. Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

24.4 I²C Mode Operation

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

24.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a Master to a Slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

24.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I^2C specification.

24.4.3 SDAX AND SCLX PINS

Selection of any I²C mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I²C mode is enabled.

24.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 24-2:	I-C BUS TERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus holds SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.

24.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 24-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I^2C Specification that states no bus collision can occur on a Start.

24.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low-to-high state while the SCLx line is high.

Note:	At least one SCLx low time must appear
	before a Stop is valid, therefore, if the SDAx
	line goes low then high again while the SCLx
	line stays high, only the Start condition is
	detected.

24.4.7 RESTART CONDITION


A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.


After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

24.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







查询PIC16F1946供应商 24.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

24.5 I²C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

24.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 24-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 24-5) affects the address matching process. See **Section 24.5.9 "SSPx Mask Register**" for more information.

24.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

24.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte, the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated, the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

查询PIC16F1946供应商 24.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPxSTAT register is set, or bit SSPxOV bit of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 24-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See Section 24.2.3 "SPI Master Mode" for more detail.

24.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I²C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 24-13 and Figure 24-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

24.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 24-15 displays a module using both address and data holding. Figure 24-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.


10. Slave clears SSPxIF.


Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









查询PIC16F1946供应商 24.5.3 SLAVE IRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see Section 24.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


24.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

24.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 24-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

24.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 24-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- 5. Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



© 2010 Microchip Technology Inc.

Preliminary

查询PIC16F1946供应商

24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C Slave in 10-bit Addressing mode.

Figure 24-19 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I²C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the Slave; UA bit is set.


Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSPxIF is set.
- **Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 24-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 24-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







查询PIC16F1946供应商 24.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

24.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- **Note 1:** The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

24.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

24.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

24.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 24-22).




FIGURE 24-23: CLOCK SYNCHRONIZATION TIMING

查询PIC16F1946供应商 24.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I^2C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 24-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





24.5.9 SSPX MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 24-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

查询PIC16F1946供应商 24.6 PC MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
- Note 1: The MSSPx module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

24.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See Section 24.7 "Baud Rate Generator" for more detail.

查询PIC16F1946供应商 24.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 24-25).

FIGURE 24-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



24.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

Note:	Because queueing of events is not
	allowed, writing to the lower 5 bits of
	SSPxCON2 is disabled until the Start
	condition is complete.

查询PIC16F1946供应商


24.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

FIGURE 24-26: FIRST START BIT TIMING

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.




查询PIC16F1946供应商 24.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 24-27: REPEAT START CONDITION WAVEFORM



查询PIC16F1946供应商 24.6.6 1²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 24-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

24.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

24.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


WCOL must be cleared by software before the next transmission.

24.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overrightarrow{ACK} = 0$) and is set when the slave does not Acknowledge ($\overrightarrow{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

24.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



查询PIC16F1946供应商

24.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


24.6.7.2 SSPxOV Status Flag

In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

24.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur). 24.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



查询PIC16F1946供应商

24.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 24-29).

24.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


24.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 24-30).


24.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 24-30: ACKNOWLEDGE SEQUENCE WAVEFORM



查询PIC16F1946供应商 FIGURE 24-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



24.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

24.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I²C port to its Idle state (Figure 24-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

查询PIC16F1946供应商

FIGURE 24-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



查询PIC16F1946供应商

24.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 24-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 24-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:


- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 24-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 24-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 24-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)



查询PIC16F1946供应商

FIGURE 24-34: BUS COLLISION DURING START CONDITION (SCLX = 0)





FIGURE 24-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



查询PIC16F1946供应商

24.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 24-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 24-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 24-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







查询PIC16F1946供应商

24.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 24-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 24-38).

FIGURE 24-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



查询PIC16F1946供应商 TABLE 24-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE ⁽¹⁾	95
PIE4 ⁽¹⁾	_	_	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF ⁽¹⁾	99
PIR4 ⁽¹⁾	_	_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	101
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
SSPxADD				ADD<	:7:0>				295
SSPxBUF	MSSPx Rec	eive Buffer/Tra	ansmit Regist	er					247*
SSPxCON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		292
SSPxCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	293
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	294
SSPxMSK				MSK<	<7:0>				295
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	291

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I²C[™] mode. * Page provides register information.

Note 1: PIC16F1947 only.

查询PIC16F1946供应商 24.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 24-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 24-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPxADD.

EQUATION 24-1:

$$FCLOCK = \frac{Fosc}{(SSPxADD + 1)(4)}$$

FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 24-4: MSSPx CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

查询PIC16F1946供应商

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0				
SMP	CKE	D/A	Р	S	R/W	UA	BF				
oit 7							bit				
_egend:											
R = Readable		W = Writable b		•	ented bit, read as		D 4-				
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other I	Resets				
1' = Bit is set		'0' = Bit is clea	rea								
pit 7	SMP: SPI Data SPI Master mo	a Input Sample b	it								
	1 = Input data	sampled at end of sampled at midd									
	-	cleared when SP	l is used in Slav	ve mode							
	1 = Slew rate	or Slave mode: control disabled control enabled	•	eed mode (100 k node (400 kHz)	Hz and 1 MHz)						
oit 6		ck Edge Select bi									
	In SPI Master	or Slave mode:									
	 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state 										
	1 = Enable inp	<u>In I²C™ mode only:</u> 1 = Enable input logic so that thresholds are compliant with SMBus specification 0 = Disable SMBus specific inputs									
oit 5		Iress bit (I ² C mod									
	1 = Indicates t	hat the last byte	received or tran	smitted was data smitted was add							
oit 4	P: Stop bit										
	(I ² C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.)										
		that a Stop bit has been detected last (this bit is '0' on Reset) vas not detected last									
pit 3	S: Start bit										
	1 = Indicates t		s been detected	SSPx module is o I last (this bit is 'o	disabled, SSPxEN ' on Reset)	l is cleared.)					
pit 2	R/W: Read/Wr	rite bit information	n (I ² C mode onl		natch This bit is o	only valid from the	address mat				
	to the next Sta In I ² C Slave m 1 = Read		not ACK bit.		natch. This bit is c	,					
	0 = Write										
	<u>In I²C Master mode:</u> 1 = Transmit is in progress 0 = Transmit is not in progress										
				CEN or ACKEN \	will indicate if the	MSSPx is in Idle	mode.				
bit 1	1 = Indicates t	ddress bit (10-bit hat the user need oes not need to b	ds to update the		SPxADD registe	r					
oit O	BF: Buffer Ful										
	1 = Receive co	<u>and I²C modes):</u> omplete, SSPxBl									
		ot complete, SSF	PxBUF is empty								
	<u>Transmit (I^2C</u>	mode only): mit in progress (o									

查询PIC16F1946供应商

REGISTER 24-2: SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WCOL	SSPxOV	SSPxEN	CKP		SSPx	V<3:0>		
bit 7			•				bit	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, read as '0'			
u = Bit is unchang	ed	x = Bit is unknow	n	-n/n = Value at Po	OR and BOR/Value	at all other Resets		
'1' = Bit is set		'0' = Bit is cleared	1	HS = Bit is set by	hardware	C = User cleared		
bit 7	Master mode: 1 = A write to t 0 = No collision Slave mode: No	ollision Detect bit he SSPxBUF registen n 3UF register is written	·				to be started	
	0 = No collisio							
bit 6	In SPI mode: 1 = A new byte Overflow c setting ove SSPxBUF 0 = No overflov In I ² C mode: 1 = A byte is m	eceived while the SS leared in software).	SSPxBUF registe e mode. In Slave I e, the overflow bit i ared in software).	mode, the user must s not set since each r	read the SSPxBUF, new reception (and tr	even if only transmi ransmission) is initiat	ting data, to avoid ed by writing to the	
bit 5	 SSPxEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In SPI mode: 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins In I²C mode: 1 = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins⁽³⁾ 0 = Disables serial port and configures these pins as I/O port pins 							
bit 4	0 = Idle state for In I ² C Slave mod SCLx release co 1 = Enable clock	clock is a high level clock is a low level <u>le:</u> introl (low (clock stretch). (<u>de:</u>		lata setup time.)				
bit 3-0	$\begin{array}{c} 0000 = {\rm SPI} \; {\rm Mas} \\ 0001 = {\rm SPI} \; {\rm Mas} \\ 0010 = {\rm SPI} \; {\rm Mas} \\ 0011 = {\rm SPI} \; {\rm Mas} \\ 0101 = {\rm SPI} \; {\rm Slav} \\ 0101 = {\rm SPI} \; {\rm Slav} \\ 0110 = {\rm I}^2 {\rm C} \; {\rm Slav} \\ 0111 = {\rm I}^2 {\rm C} \; {\rm Slav} \\ 1001 = {\rm Reserve} \\ 1001 = {\rm SPI} \; {\rm Mas} \\ 1011 = {\rm I}^2 {\rm C} \; {\rm firm} \\ 1001 = {\rm Reserve} \\ 1011 = {\rm Reserve} \\ 1011 = {\rm Reserve} \\ 1101 = {\rm Reserve} \\ 110$	ter mode, clock = Fo vare controlled Mast d	DSC/4 DSC/16 DSC/64 WR2 output/2 Kx pin, <u>SSx</u> pin of Kx pin, <u>SSx</u> pin of SS DSC / (4 * (SSPxAE DSC/(4 * (SSPxAE ter mode (Slave i SS with Start and	control enabled control disabled, SS; DD+1)) ⁽⁴⁾ DD+1)) ⁽⁵⁾ dle) Stop bit interrupts e	nabled	D pin		
2: Whe 3: Whe	laster mode, the ov en enabled, these p en enabled, the SD	verflow bit is not set bins must be properl Ax and SCLx pins n 1 or 2 are not suppo	since each new r y configured as ir nust be configure	eception (and trans nput or output. d as inputs.		by writing to the SS	PxBUF register.	

- 4: SSPxADD values of 0, 1 or 2 are not supported for I²C Mode.
- 5: SSPxADD value of '0' is not supported. Use SSPxM = 0000 instead.

REGISTER 24-3: SSPxCON2: SSPx CONTROL REGISTER 2 R/W/HS-0/0 R/W-0/0 R-0/0 R/W-0/0 R/S/HS-0/0 R/S/HS-0/0 R/S/HS-0/0 R/S/HS-0/0 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared HC = Cleared by hardware S = User set **GCEN:** General Call Enable bit (in I²C Slave mode only) bit 7 1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR 0 = General call address disabled ACKSTAT: Acknowledge Status bit (in I²C mode only) bit 6 1 = Acknowledge was not received 0 = Acknowledge was received bit 5 **ACKDT:** Acknowledge Data bit (in I²C mode only) In Receive mode: Value transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge 0 = Acknowledge ACKEN: Acknowledge Sequence Enable bit (in I²C Master mode only) bit 4 In Master Receive mode: 1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence idle **RCEN:** Receive Enable bit (in I²C Master mode only) bit 3 1 = Enables Receive mode for I^2C 0 = Receive idle **PEN:** Stop Condition Enable bit (in I²C Master mode only) bit 2 SCKx Release Control: 1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition Idle **RSEN:** Repeated Start Condition Enabled bit (in I²C Master mode only) bit 1 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle **SEN:** Start Condition Enabled bit (in I²C Master mode only) bit 0 In Master mode: 1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition Idle In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

查询PIC16F1946供应商

REGISTER 24-4: SSPxCON3: SSPx CONTROL REGISTER 3

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN					
bit 7	·	·					bit					
Logondi												
Legend: R = Readab	la hit	W - Writabla	hit	II – Unimplor	montod bit roop							
		W = Writable x = Bit is unk		•	nented bit, reac at POR and BO		thar Deasta					
u = Bit is un	0				at POR and BO	R/value at all 0	liner Resels					
'1' = Bit is se	et	'0' = Bit is cle	ared									
bit 7	ACKTIM: Ac	knowledge Tim	e Status bit (I ²	C mode only)	3)							
	1 = Indicates	s the I ² C bus is	in an Acknowle	edge sequenc	e, set on 8 ^{⊤н} fal		Lx clock					
	0 = Not an A	cknowledge se	quence, cleare	ed on 9 [™] rising	g edge of SCLx	clock						
bit 6	PCIE: Stop C	Condition Interru	upt Enable bit (I ² C mode only	/)							
		 1 = Enable interrupt on detection of Stop condition 0 = Stop detection interrupts are disabled⁽²⁾ 										
	-	•										
bit 5		Condition Interro	•	•	,							
		 1 = Enable interrupt on detection of Start or Restart conditions 0 = Start detection interrupts are disabled⁽²⁾ 										
bit 4	BOEN: Buffe	BOEN: Buffer Overwrite Enable bit										
		In SPI Slave mode: ⁽¹⁾										
		1 = SSPxBUF updates every time that a new data byte is shifted in ignoring the BF bit										
		0 = If new byte is received with BF bit of the SSPxSTAT register already set, SSPxOV bit of the SSPxCON1 register is set, and the buffer is not updated										
		In I ² C Master mode and SPI Master mode:										
		is ignored.		-								
	<u>In I²C Slave</u>											
		1 = SSPxBUF is updated and \overline{ACK} is generated for a received address/data byte, ignoring the										
		state of the SSPxOV bit only if the BF bit = 0. 0 = SSPxBUF is only updated when SSPxOV is clear										
bit 3		-	-									
		SDAHT: SDAx Hold Time Selection bit (I ² C mode only) 1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx										
					ig edge of SCL							
bit 2	SBCDE: Sla	ve Mode Bus C	Collision Detect	Enable bit (I ²	C Slave mode o	only)						
		If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the										
	BCLxIF bit o	BCLxIF bit of the PIR2 register is set, and bus goes idle										
		1 = Enable slave bus collision interrupts										
		0 = Slave bus collision interrupts are disabled										
bit 1		AHEN: Address Hold Enable bit (I ² C Slave mode only)										
		1 = Following the 8th falling edge of SCLx for a matching received address byte; CKP bit of t										
		SSPxCON1 register will be cleared and the SCLx will be held low. 0 = Address holding is disabled										
bit 0		-		ode only)								
		DHEN: Data Hold Enable bit (I ² C Slave mode only) 1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bi										
	1 = Following		-	• •	data byte: slave	hardware clea	irs the CKP h					
			edge of SCLx	for a received	data byte; slave	e hardware clea	irs the CKP b					

- when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
 - 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
 - **3:** The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

REGISTER 24-5: SSPxMSK: SSPx MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSK	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-1	MSK<7:1>:					0		
	1 = The rec	eived address b	it n is compar	ed to SSPxAD	D <n> to detect</n>	I ² C address ma	atch	
	0 = The rec	eived address b	it n is not use	d to detect I ² C	address match			

bit 0 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address

 I^2C Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111):

1 = The received address bit 0 is compared to SSPxADD<0> to detect I²C address match

0 = The received address bit 0 is not used to detect I²C address match

I²C Slave mode, 7-bit address, the bit is ignored

REGISTER 24-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
	ADD<7:0>										
bit 7							bit 0				

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

10-Bit Slave mode – Most Significant Address byte:

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode – Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

查询PIC16F1946供应商 NOTES:

25.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

Note: The PIC16F/LF/1946/47 devices have two EUSARTs. Therefore, all information in this section refers to both EUSART 1 and EUSART 2.

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers.

These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM



查询PIC16F1946供应商

FIGURE 25-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXxSTA)
- Receive Status and Control (RCxSTA)
- Baud Rate Control (BAUDxCON)

These registers are detailed in Register 25-1, Register 25-2 and Register 25-3, respectively.

For all modes of EUSART operation, the TRIS control bits corresponding to the RXx/DTx and TXx/CKx pins should be set to '1'. The EUSART control will automatically reconfigure the pin from input to output, as needed.

When the receiver or transmitter section is not enabled then the corresponding RXx/DTx or TXx/CKx pin may be used for general purpose input and output.

查询PIC16F1946供应商 25.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 25-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

25.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 25-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXxREG register.

25.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXxSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TXx/CKx I/O pin as an output. If the TXx/CKx pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXxIF transmitter interrupt flag is set when the TXEN enable bit is set.

25.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXxREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the Stop bit of the previous character has been transmitted. The pending character in the TXxREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXxREG.

25.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the CKTXP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the CKTXP bit to '1' will invert the transmit data resulting in low true idle and data bits. The CKTXP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the CKTXP bit has a different function.

25.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXxREG. In other words, the TXxIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXxREG. The TXxIF flag bit is not cleared immediately upon writing TXxREG. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXxREG write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE1/PIE3 register. However, the TXxIF flag bit will be set whenever the TXxREG is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXxREG.

查询PIC16F1946供应商 25.1.1.5 ISR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

25.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 25.1.2.8** "Address **Detection**" for more information on the Address mode.

25.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 4. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 5. Set the CKTXP control bit if inverted transmit data polarity is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- 7. If interrupts are desired, set the TXxIE interrupt enable bit. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 9. Load 8-bit data into the TXxREG register. This will start the transmission.




FIGURE 25-3: ASYNCHRONOUS TRANSMISSION




TABLE 25-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	308
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4	_	_	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							
PIR4	_	_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	97
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART1	Baud Rate	Generator, I	_ow Byte			309*
SP1BRGH			EUSART1	Baud Rate	Generator, H	ligh Byte			309*
SP2BRGL			EUSART2	2 Baud Rate	Generator, I	_ow Byte			309*
SP2BRGH			EUSART2	Baud Rate	Generator, H	High Byte			309*
TX1REG			EU	JSART1 Trar	nsmit Regist	er			299*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2REG			EU	JSART2 Trar	nsmit Regist	er			299*
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous transmission.

* Page provides register information.

查询PIC16F1946供应商

25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode would typically be used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RXx/DTx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCxREG register.

25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCxSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RXx/DTx I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

If the RXx/DTx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.5 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCxIF interrupt flag bit of the PIR1/PIR3 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCxREG register.

Note:	If the receive FIFO is overrun, no additional									
	characters will be received until the overrun									
	condition is cleared. See Section 25.1.2.6									
	"Receive Overrun Error" for more									
	information on overrun errors.									

25.1.2.3 Receive Data Polarity

The polarity of the receive data can be controlled with the DTRXP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true receive idle and data bits. Setting the DTRXP bit to '1' will invert the receive data resulting in low true idle and data bits. The DTRXP bit controls receive data polarity only in Asynchronous mode. In synchronous mode the DTRXP bit has a different function.

25.1.2.4 Receive Interrupts

The RCxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCxIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCxIF interrupts are enabled by setting the following bits:

- RCxIE interrupt enable bit of the PIE1/PIE3 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCxIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

25.1.2.5 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCxSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCxREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCxSTA register which resets the EUSART. Clearing the CREN bit of the RCxSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCxREG will not clear the FERR
	bit.

25.1.2.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated If a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCxSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCxSTA register or by resetting the EUSART by clearing the SPEN bit of the RCxSTA register.

25.1.2.7 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set, the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCxREG.

25.1.2.8 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCxSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCxIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

查询PIC16F1946供应商

25.1.2.9 Asynchronous Reception Set-up:


- Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the serial port by setting the SPEN bit and the RXx/DTx pin TRIS bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Set the DTRXP if inverted receive polarity is desired.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 9. Read the RCxSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 10. Get the received 8 Least Significant data bits from the receive buffer by reading the RCxREG register.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

25.1.2.10 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Set the DTRXP if inverted receive polarity is desired.
- 8. Enable reception by setting the CREN bit.
- The RCxIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 10. Read the RCxSTA register to get the error flags. The ninth data bit will always be set.
- 11. Get the received 8 Least Significant data bits from the receive buffer by reading the RCxREG register. Software determines if this is the device's address.
- 12. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 13. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

查询PIC16F1946供应商 FIGURE 25-5: **ASYNCHRONOUS RECEPTION**



REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION TABLE 25-2:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	308		
BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	308		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94		
PIE4	_	_	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	97		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98		
PIR4	—	_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	97		
RC1REG		EUSART1 Receive Register									
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307		
RC2REG			EU	SART2 Re	ceive Regis	ter			302*		
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307		
SP1BRGL			EUSART1	Baud Rate	Generator	Low Byte			309*		
SP1BRGH			EUSART1	Baud Rate	Generator,	High Byte			309*		
SP2BRGL			EUSART2	Baud Rate	Generator	Low Byte			309*		
SP2BRGH			EUSART2	Baud Rate	Generator,	High Byte			309*		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134		
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306		
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306		

- = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous reception. Legend:

Page provides register information.

25.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (HFINTOSC). However, the HFINTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the HFINTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 5.2 "Clock Source Types"** for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 25.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 25-1: TXxSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		•					bit 0
<u> </u>							
Legend:	.,					(0)	
R = Readable k		W = Writable bit		•	ented bit, read as		
-n = Value at P	JR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknow	wn
bit 7	<u>Asynchronous</u> Don't care <u>Synchronous r</u> 1 = Master m			from BRG)			
bit 6	1 = Selects 9	nsmit Enable bit 9-bit transmission 8-bit transmission					
bit 5	TXEN: Transm 1 = Transmit 0 = Transmit	enabled					
bit 4	SYNC: EUSAF 1 = Synchron 0 = Asynchro		t				
bit 3	Asynchronous 1 = Send Syn	nc Break on next tr ak transmission co	ransmission (c	leared by hardwa	are upon completi	on)	
bit 2	BRGH: High B Asynchronous 1 = High spee 0 = Low spee Synchronous r Unused in this	ed ed node:	bit				
bit 1		nit Shift Register S	tatus bit				
bit 0	TX9D: Ninth bi	it of Transmit Data s/data bit or a par					
Note 1: SR	EN/CREN overrid	des TXEN in Sync	mode.				

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7	•	•	•			•	bit				
<u> </u>											
Legend:	1. 1.9		1.11								
R = Readab		W = Writable		-	mented bit, rea						
-n = Value a	t POR	'1' = Bit is set	['0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	SPEN: Seria	al Port Enable bi	it								
		ort enabled (cor ort disabled (he		DTx and TXx/C	Kx pins as ser	ial port pins)					
bit 6	RX9: 9-bit R	eceive Enable b	oit								
		9-bit reception									
		8-bit reception									
bit 5	•	le Receive Enal	ole bit								
	Asynchrono	<u>us mode</u> :									
	Don't care	o modo Maata	\r:								
	-	<u>s mode – Maste</u> s single receive	<u>: </u> .								
		s single receive									
		eared after rece		lete.							
		<u>s mode – Slave</u>									
	Don't care										
bit 4	CREN: Cont	CREN: Continuous Receive Enable bit									
	Asynchrono	<u>us mode</u> :									
	1 = Enables										
	0 = Disable										
	Synchronou		oivo until ono								
		s continuous rec s continuous rec		IDIE DIT CREIN IS	s cleared (CRE	N overrides SR	EN)				
oit 3	ADDEN: Ad	dress Detect Er	able bit								
	Asynchrono	<u>us mode 9-bit (F</u>	RX9 = <u>1)</u> :								
	1 = Enables	address detect	tion, enable ir	nterrupt and loa	d the receive b	ouffer when RSR	R<8> is set				
				are received a	nd ninth bit ca	n be used as pa	rity bit				
	-	<u>us mode 8-bit (F</u>	<u>RX9 = 0)</u> :								
	Don't care										
bit 2	FERR: Fram	-									
	1 = Framing 0 = No fram		ipdated by rea	ading RCXREG	register and re	eceive next valio	i byte)				
oit 1	OERR: Ove	rrun Error bit									
	1 = Overrur 0 = No over	n error (can be c run error	leared by clea	aring bit CREN)						
bit 0	RX9D: Ninth	bit of Received	l Data								

查询PIC16F1946供应商

REGISTER 25-3: BAUDxCON: BAUD RATE CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0					
ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN					
bit 7		·	•			·	bit 0					
Legend:												
R = Readable	bit	W = Writable	e bit	U = Unimplei	mented bit, rea	id as '0'						
u = Bit is unch	nanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	OR/Value at all o	other Resets					
'1' = Bit is set		'0' = Bit is cle	eared									
bit 7	ABDOVF: Auto-Baud Detect Overflow bit											
	Asynchronou	<u>us mode</u> : ud timer overflo	wod									
		ud timer did not										
	Synchronous											
	Don't care											
bit 6		eive Idle Flag b	bit									
	Asynchronou 1 = Receiver											
		has been recei	ved and the re	ceiver is receiv	ving							
	Synchronous				0							
	Don't care											
bit 5	-	nted: Read as										
bit 4	-	hronous Clock	Polarity Select	t bit								
	Asynchronou		<u>s mode</u> : inverted data to the TXx/CKx pin									
	0 = Transmit	non-inverted o										
	Synchronous		a odao of tho a	look								
		locked on risin										
bit 3		bit Baud Rate (• •									
		aud Rate Gene										
	0 = 8-bit Ba	ud Rate Gener	ator is used									
bit 2	Unimpleme	nted: Read as	'0'									
bit 1	WUE: Wake	-up Enable bit										
	<u>Asynchronou</u>											
					will be receive	d, byte RCIF wil	I be set. WUE					
		natically clear a r is operating n		51.								
	Synchronous		errien,									
	Don't care											
bit 0	ABDEN: Aut	o-Baud Detect	Enable bit									
	Asynchronous mode:											
	 1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete) 0 = Auto-Baud Detect mode is disabled 											
	0 = Auto-Ba		e is disabled									

25.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDxCON register selects 16-bit mode.

The SPxBRGH:SPxBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXxSTA register and the BRG16 bit of the BAUDxCON register. In Synchronous mode, the BRGH bit is ignored.

Example 25-1 provides a sample calculation for determining the desired baud rate, actual baud rate, and baud rate% error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 25-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPxBRGH, SPxBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc Desired Baud Rate = $\frac{1}{64([SPxBRG]+1)}$ Solving for SPxBRGH:SPxBRGL: Fosc $SPxBRGH: SPxBRGL = \frac{Desired Baud Rate}{Desired Baud Rate} - 1$ 64 16000000 9600 - 1 = [25.042] = 25 16000000 ActualBaudRate = $\overline{64(25+1)}$ = 9615 Baud Rate % Error = <u>Calc. Baud Rate – Desired Baud Rate</u> Desired Baud Rate $=\frac{(9615-9600)}{0.000}=0.16\%$ 9600

C	onfiguration Bit	ts		Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]			
0	0	1	8-bit/Asynchronous				
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]			
0	1	1	16-bit/Asynchronous				
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]			
1	1 1 x		16-bit/Synchronous				

TABLE 25-3:BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPxBRGH, SPxBRGL register pair

TABLE 25-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUD1CON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	308
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART1	Baud Rate C	Generator, Lov	v Byte			309*
SP1BRGH			EUSART1	Baud Rate C	Generator, Hig	h Byte			309*
SP2BRGL			EUSART2	Baud Rate C	Generator, Lov	v Byte			309*
SP2BRGH			EUSART2	Baud Rate C	Generator, Hig	h Byte			309*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the BRG.

* Page provides register information.

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYI	NC = 0, BRGH	I = 0, BRG ²	16 = 0				
BAUD	Fos	c = 32.00	0 MHz	Fos	c = 18.43	2 MHz	Fos	c = 16.00	0 MHz	Fos	c = 11.059	2 MHz
RATE	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)
300	_	_	_	—	_	-	-	_	_	—	_	_
1200	_	—	_	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	2404	0.16	207	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9615	0.16	51	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	47	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.23k	0.16	25	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	55.55k	-3.55	3	57.60k	0.00	7	—	—	—	57.60k	0.00	2
115.2k	—	—	_	—	_	_	—	_	_	—	—	_

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD	Fo	sc = 8.000) MHz	Fo	sc = 4.000) MHz	Fos	c = 3.686	4 MHz	Fo	sc = 1.000) MHz			
RATE	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)			
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51			
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12			
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	_	_			
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	_	_			
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_			
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_			
57.6k	_	_	_	_	_	_	57.60k	0.00	0	_	_	_			
115.2k	_	_	_	—	_	_	-	_	_	—	_	_			

查询PIC16F1946供应商 TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SY	NC = 0, BRGH	H = 1, BRG	16 = 0				
BAUD	Fos	c = 32.00	0 MHz	Fos	c = 18.43	2 MHz	Fos	c = 16.00	0 MHz	Fos	c = 11.059	2 MHz
RATE	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)
300	—	—	_	-		—	_	—	_	_		_
1200	-	_	_	_	_	_	—	_	_	_	_	_
2400	-	_	_	_	_	_	—	_	_	—	_	_
9600	9615	0.16	207	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	191	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	103	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	57.14k	-0.79	34	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	117.64k	2.12	16	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5

					SY	NC = 0, BRGH	H = 1, BRG	16 = 0				
BAUD	Fos	sc = 8.000) MHz	Fos	sc = 4.000) MHz	Fos	c = 3.686	4 MHz	Fo	sc = 1.000) MHz
RATE	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)	Actual Rate	% Error	SPxBRGL value (decimal)
300		—	—		_	_	_	_	_	300	0.16	207
1200	—	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	_	_	_	_	_	—	115.2k	0.00	1	_	_	—

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fos	c = 32.00	0 MHz	Fos	c = 18.43	2 MHz	Fos	c = 16.00	0 MHz	Fos	Fosc = 11.0592		
RATE	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	
300	300.0	0.00	6666	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303	
1200	1200.1	0.02	3332	1200	0.00	959	1200.5	0.04	832	1200	0.00	575	
2400	2401	-0.04	832	2400	0.00	479	2398	-0.08	416	2400	0.00	287	
9600	9615	0.16	207	9600	0.00	119	9615	0.16	103	9600	0.00	71	
10417	10417	0.00	191	10378	-0.37	110	10417	0.00	95	10473	0.53	65	
19.2k	19.23k	0.16	103	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11	
115.2k	117.6k	2.12	16	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5	

查询PIC16F1946供应商

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fo	sc = 8.000) MHz	Fo	sc = 4.000) MHz	Fosc = 3.6864 MHz			Fo	sc = 1.00) MHz	
RATE	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	_	_	_	
115.2k	_	_	_	-	_	_	115.2k	0.00	1	_	_	_	

				SYNC	= 0, BRG	H = 1, BRG16	= 1 or SYM	NC = 1, B	RG16 = 1			
BAUD	Fos	c = 32.00	0 MHz	Fos	c = 18.43	2 MHz	Fos	c = 16.00	0 MHz	Fos	c = 11.059	92 MHz
RATE	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)									
300	300	0.00	26666	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215
1200	1200	0.00	6666	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303
2400	2400	0.01	3332	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151
9600	9604	0.04	832	9600	0.00	479	9592	-0.08	416	9600	0.00	287
10417	10417	0.00	767	10425	0.08	441	10417	0.00	383	10433	0.16	264
19.2k	19.18k	-0.08	416	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47
115.2k	115.9	0.64	68	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23

				SYNC	= 0, BRG	H = 1, BRG16	= 1 or SYN	NC = 1, B	RG16 = 1				
BAUD	Fos	SC = 8.000) MHz	Fo	sc = 4.000) MHz	Fos	c = 3.686	4 MHz	Fos	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	Actual Rate	% Error	SPxBRGH: SPxBRGL (decimal)	
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832	
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207	
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103	
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25	
10417	10417	0.00	191	10417	0.00	95	10473	0.53	87	10417	0.00	23	
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12	
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_	
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	_	

查询PIC16F1946供应商 **AUTO-BAUD DETECT** 25.3.1

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence (Figure 25.3.2). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRGL begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RXx/DTx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH:SPxBRGL register pair, the ABDEN bit is automatically cleared, and the RCxIF interrupt flag is set. A read operation on the RCxREG needs to be performed to clear the RCxIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit. auto-baud detection will occur on the byte following the Break character (see Section 25.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPx-BRGL register pair.

TABLE 25-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

AUTOMATIC BAUD RATE CALIBRATION **BRG** Value XXXXh 0000h 001Ch Edge #5 - Edge #1 - Edge #2 Edge #3 Edge #4 RXx/DTx pin bit 6 bit 7 Start bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 Stop bit Auto Cleared Set by User ABDEN bit RCIDL RCxIF bit (Interrupt) Read RCxREG . SPxBRGL XXh 1Ch SPxBRGH XXh 00h Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

FIGURE 25-6:

查询PIC16F1946供应商 25.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RXx/DTx pin. Upon detecting the fifth RXx/DTx edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDxCON register. The RCxIF flag can be subsequently cleared by reading the RCxREG. The ABDOVF flag can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

25.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDxCON register. Once set, the normal receive sequence on RXx/DTx is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 25-7), and asynchronously if the device is in Sleep mode (Figure 25-8). The interrupt condition is cleared by reading the RCxREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RXx line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

25.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Startup Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared by hardware by a rising edge on RXx/DTx. The interrupt condition is then cleared by software by reading the RCxREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





FIGURE 25-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



查询PIC16F1946供应商

25.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 25-9 for the timing of the Break character sequence.

25.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXxREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXxREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXxREG becomes empty, as indicated by the TXxIF, the next data byte can be written to TXxREG.

25.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the Received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCxIF bit is set
- FERR bit is set
- RCxREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 25.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.




FIGURE 25-9: SEND BREAK CHARACTER SEQUENCE

查询PIC16F1946供应商 25.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

25.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXxSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

The TRIS bits corresponding to the RXx/DTx and TXx/CKx pins should be set.

25.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TXx/CKx line. The TXx/CKx pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

25.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the CKTXP bit of the BAUDxCON register. Setting the CKTXP bit sets the clock Idle state as high. When the CKTXP bit is set, the data changes on the falling edge of each clock and is sampled on the rising edge of each clock. Clearing the CKTXP bit sets the Idle state as low. When the CKTXP bit is cleared, the data changes on the rising edge of each clock and is sampled on the falling edge of each clock.

25.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RXx/DTx pin. The RXx/DTx and TXx/CKx pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXxREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXxREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXxREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

25.4.1.4 Data Polarity

The polarity of the transmit and receive data can be controlled with the DTRXP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit and receive data. Setting the DTRXP bit to '1' will invert the data resulting in low true transmit and receive data.

查询PIC16F1946供应商

25.4.1.5 Synchronous Master Transmission Set-up:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RXx/DTx and TXx/CKx I/O pins.

- 4. Disable Receive mode by clearing bits SREN and CREN.
- 5. Enable Transmit mode by setting the TXEN bit.
- 6. If 9-bit transmission is desired, set the TX9 bit.
- 7. If interrupts are desired, set the TXxIE, GIE and PEIE interrupt enable bits.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 9. Start transmission by loading data to the TXxREG register.




FIGURE 25-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




FIGURE 25-10: SYNCHRONOUS TRANSMISSION

TABLE 25-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

-									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	308
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4		_	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR4		_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	97
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART1	Baud Rate	Generator, Lo	ow Byte			309*
SP1BRGH			EUSART1	Baud Rate	Generator, H	igh Byte			309*
SP2BRGL			EUSART2	Baud Rate	Generator, Lo	ow Byte			309*
SP2BRGH			EUSART2	Baud Rate	Generator, H	igh Byte			309*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
TX1REG			EU	SART1 Trar	smit Registe	r			299*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2REG			EU	SART2 Trar	smit Registe	r			299*
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master transmission.

* Page provides register information.

查询PIC16F1946供应商

25.4.1.6 Synchronous Master Reception

Data is received at the RXx/DTx pin. The RXx/DTx pin output driver must be disabled by setting the corresponding TRIS bits when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCxSTA register) or the Continuous Receive Enable bit (CREN of the RCxSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RXx/DTx pin on the trailing edge of the TXx/CKx clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCxREG. The RCxIF bit remains set as long as there are un-read characters in the receive FIFO.

25.4.1.7 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TXx/CKx line. The TXx/CKx pin output driver must be disabled by setting the associated TRIS bit when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

25.4.1.8 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCxREG is read to access the FIFO. When this happens the OERR bit of the RCxSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCxREG.

If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

25.4.1.9 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCxREG.

25.4.1.10 Synchronous Master Reception Set-up:

- 1. Initialize the SPxBRGH, SPxBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Disable RXx/DTx and TXx/CKx output drivers by setting the corresponding TRIS bits.
- 4. Ensure bits CREN and SREN are clear.
- 5. If using interrupts, set the GIE and PEIE bits of the INTCON register and set RCxIE.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCxIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCxIE was set.
- 9. Read the RCxSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCxREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

RXx/DTx pin		bit 0	bit	1	bit 2	bit 3	bit 4	4	bit 5	bit 6	it 7	
TXx/CKx pin (SCKP = 0)												
TXx/CKx pin (SCKP = 1)												
Write to bit SREN	U											
SREN bit]											
CREN bit												
RCxIF bit (Interrupt) ——												
Read RCxREG												[

REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION TABLE 25-8:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	308
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4	—	_	RC2IE	TX2IE	—	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR4	—	_	RC2IF	TX2IF	—	_	BCL2IF	SSP2IF	97
RC1REG			E	USART1 Re	ceive Regis	ter			302*
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2REG			E	USART2 Re	ceive Regis	ter			302*
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART	1 Baud Rate	e Generator,	Low Byte			309*
SP1BRGH			EUSART	1 Baud Rate	e Generator,	High Byte			309*
SP2BRGL			EUSART	2 Baud Rate	e Generator,	Low Byte			309*
SP2BRGH			EUSART	2 Baud Rate	e Generator,	High Byte			309*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master reception. * Page provides register information.

查询PIC16F1946供应商

25.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXxSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

RXx/DTx and TXx/CKx pin output drivers must be disabled by setting the corresponding TRIS bits.

25.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 25.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXxREG register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 25.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Clear the CREN and SREN bits.
- If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the TXxIE bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXxREG register.

TABLE 25-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	308
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4	_	—	RC2IE	TX2IE	_	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR4	_	_	RC2IF	TX2IF	_	_	BCL2IF	SSP2IF	97
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART1	Baud Rate	Generator,	Low Byte			309*
SP1BRGH			EUSART1	Baud Rate	Generator,	High Byte			309*
SP2BRGL			EUSART2	Baud Rate	Generator,	Low Byte			309*
SP2BRGH			EUSART2	Baud Rate	Generator,	High Byte			309*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	134
TX1REG			EU	SART1 Tra	nsmit Regis	ster			299*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2REG			EU	SART2 Tra	nsmit Regis	ster			299*
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave transmission.

* Page provides register information.

查询PIC16F1946供应商

25.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 25.4.1.6 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is
 never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCxREG register. If the RCxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 25.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the RCxIE bit.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCxIF bit will be set when reception is complete. An interrupt will be generated if the RCxIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCxSTA register.
- 8. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCxREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	308
BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	308
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	94
PIE4	—	—	RC2IE	TX2IE	—	_	BCL2IE	SSP2IE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	98
PIR4	—	—	RC2IF	TX2IF	—	_	BCL2IF	SSP2IF	97
RC1REG			EL	JSART1 Re	ceive Regist	er			302*
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
RC2REG			El	JSART2 Re	ceive Regist	er			302*
RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	307
SP1BRGL			EUSART	1 Baud Rate	Generator,	Low Byte			309*
SP1BRGH			EUSART1	Baud Rate	Generator,	High Byte			309*
SP2BRGL			EUSART	2 Baud Rate	Generator,	Low Byte			309*
SP2BRGH		EUSART2 Baud Rate Generator, High Byte							
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306
TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	306

TABLE 25-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION


Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave reception. * Page provides register information.

查询PIC16F1946供应商 26.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:


- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple Power modes
- High power range with variable voltage references
- Multiple timer resources
- · Software control
- · Operation during Sleep





查询PIC16F1946供应商

FIGURE 26-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM



查询PIC16F1946供应商 26.1 Analog MUX

The CPS module can monitor up to 16 inputs. The capacitive sensing inputs are defined as CPS<15:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<4:0> bits of the CPSCON1 register.
- Set the corresponding ANSEL bit.
- Set the corresponding TRIS bit.
- Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

26.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

26.3 Voltage References

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use fixed voltage references, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

When the fixed voltage references are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the fixed voltage references.

Please see Section 14.0 "Fixed Voltage Reference (FVR)" and Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

查询PIC16F1946供应商 26.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. See **Section 26.3** "Voltage References" for more information.

Within each range there are three distinct Power modes; low, medium and high. Current consumption is dependent upon the range and mode selected. Selecting Power modes within each range is accomplished by configuring the CPSRNG <1:0> bits in the CPSCON0 register. See Table 26-1 for proper Power mode selection. The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 26-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

TABLE 26-1: PC	WER MODE SELECTION
----------------	--------------------

CPSRM	Range	CPSRNG<1:0> Mode I		Nominal Current ⁽¹⁾
		00	Off	0.0 μΑ
<u>^</u>	Law	01	Low	0.25 μA
0	Low	10	Medium	1.5 μA
		11	High	7.5 μA
		00	Noise Detection	0.0 μA
1	l li - h	01	Low	9 μA
L	High	10	Medium	30 μA
		11	High	100 μA

Note 1: See Section 30.0 "Electrical Specifications" for more information.

查询PIC16F1946供应商 **26.5 Timer Resources**

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

26.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

26.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0** "**Timer0 Module**" for additional information.

26.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to Section 21.12 "Timer1 Gate Control Register" for additional information.

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

26.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

26.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

26.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

查询PIC16F1946供应商 26.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for CPS module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	• ANI101 "Introduction to Conspitive

- AN1101, "Introduction to Capacitive Sensing" (DS01101)
- AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)

26.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	CPSRM		_	CPSRN	IG<1:0>	CPSOUT	T0XCS
bit 7	·		·				bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is uncl	hanged	x = Bit is unki	nown			R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	1 = CPS mod	Module Enab dule is enabled dule is disabled					
bit 6	1 = CPS mod		ange. DAC a	Mode bit nd FVR provide rnal oscillator vo			
bit 5-4	Unimplemen	ted: Read as '	0'				
bit 3-2	<u>If CPSRM = 0</u> 00 = Oscillato 01 = Oscillato 10 = Oscillato	or is off or is in Low Ra or is in Medium	nge. Charge/ Range. Cha	Discharge Curre rge/Discharge C Discharge Curr	urrent is nomi	nally 1.2 µA	
	00 = Oscillato 01 = Oscillato 10 = Oscillato	or is in Low Ra or is in Medium	nge. Charge/ Range. Cha	de. No Charge/ Discharge Curre rge/Discharge C /Discharge Curr	ent is nominally Current is nomi	ν 9 μΑ nally 30 μΑ	
bit 1	1 = Oscillato		irrent (Curren	Status bit It flowing out of flowing into the			
bit 0	<u>If TMR0CS =</u> The T0XCS b 1 = Timer0 c 0 = Timer0 c <u>If TMR0CS =</u>	tit controls whic clock source is clock source is 0:	ch clock exter the capacitiv the T0CKI pi	nal to the core/ e sensing oscilla	ator	supplies Timer(sc/4):

查询PIC16F1946供应商

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—			CPSCH<4:0>		
bit 7							bit
Legend:							
R = Readable b	it	W = Writable b	oit	U = Unimplem	ented bit, read a	as '0'	
u = Bit is uncha	nged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR	/Value at all othe	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-5	Unimplemen	nted: Read as '0'					
	If CPSON = 1 00000 = 00010 = 00010 = 00100 = 00110 = 00101 = 01000 = 01010 = 01101 = 01101 = 01101 = 01111 = 01111 =	its are ignored. N	S0) S1) S2) S3) S4) S5) S6) S7) S8) S9) PS10) PS11) PS12) PS13) PS14) PS15) PS15) PS15) PS16)	elected.			

11111 = Reserved. Do not use.

TABLE 26-3: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_		ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	129
CPSCON0	CPSON	CPSRM	-	—	CPSRN	G<1:0>	CPSOUT	TOXCS	331
CPSCON1	—	_	-	CPSCH<4:0>			332		
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	195
T1CON	TMR1C	:S<1:0>	T1CKP	T1CKPS<1:0>		T1SYNC	_	TMR10N	205
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	128
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	131
TRISD	TRISD<7:0>							137	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CPS module.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **27.0 LIQUID CRYSTAL DISPLAY** (LCD) DRIVER MODULE

The Liquid Crystal Display (LCD) driver module generates the timing control to drive a static or multiplexed LCD panel. In the PIC16F/LF1946/47 device, the module drives the panels of up to four commons and up to 46 segments. The LCD module also provides control of the LCD pixel data.

The LCD driver module supports:


- Direct driving of LCD panel
- Three LCD clock sources with selectable prescaler
- Up to four common pins:
 - Static (1 common)
 - 1/2 multiplex (2 commons)
 - 1/3 multiplex (3 commons)
 - 1/4 multiplex (4 commons)
- Segment pins up to:
 - 64 (PIC16F/LF1946/47)
- Static, 1/2 or 1/3 LCD Bias

27.1 LCD Registers

The module contains the following registers:

- LCD Control register (LCDCON)
- LCD Phase register (LCDPS)
- LCD Reference Ladder register (LCDRL)
- LCD Contrast Control register (LCDCST)
- LCD Reference Voltage Control register (LCDREF)
- Up to 6 LCD Segment Enable registers (LCDSEn)
- Up to 24 LCD data registers (LCDDATAn)

FIGURE 27-1: LCD DRIVER MODULE BLOCK DIAGRAM



查询PIC16F1946供应商 TABLE 27-1: LCD SEGMENT AND DATA REGISTERS

	# of LCD Registers			
Device	Segment Enable	Data		
PIC16F/LF1946/47	6	24		

The LCDCON register (Register 27-1) controls the operation of the LCD driver module. The LCDPS register (Register 27-2) configures the LCD clock source prescaler and the type of waveform; Type-A or Type-B. The LCDSEn registers (Register 27-5) configure the functions of the port pins.

The following LCDSEn registers are available:

- LCDSE0 SE<7:0>
- LCDSE1 SE<15:8>
- LCDSE2 SE<23:16>⁽¹⁾
- LCDSE3 SE<31:24>
- LCDSE4 SE<39:32>
- LCDSE5 SE<45:40>

Once the module is initialized for the LCD panel, the individual bits of the LCDDATAn registers are cleared/set to represent a clear/dark pixel, respectively:

- LCDDATA0 SEG<7:0>COM0
- LCDDATA1 SEG<15:8>COM0
- LCDDATA2 SEG<23:16>COM0
- LCDDATA3 SEG<7:0>COM1
- LCDDATA4 SEG<15:8>COM1
- LCDDATA5 SEG<23:16>COM1
- LCDDATA6 SEG<7:0>COM2
- LCDDATA7 SEG<15:8>COM2
- LCDDATA8 SEG<23:16>COM2
- LCDDATA9 SEG<7:0>COM3
- LCDDATA10 SEG<15:8>COM3
- LCDDATA11 SEG<23:16>COM3
- LCDDATA12 SEG<31:24>COM0
- LCDDATA13 SEG<39:32>COM0
- LCDDATA14 SEG<45:40>COM0
- LCDDATA15 SEG<31:24>COM1
- LCDDATA16 SEG<39:32>COM1
- LCDDATA17 SEG<45:40>COM1
- LCDDATA18 SEG<31:24>COM2
- LCDDATA19 SEG<39:32>COM2
- LCDDATA20 SEG<45:40>COM2
- LCDDATA21 SEG<31:24>COM3
- LCDDATA22 SEG<39:32>COM3
- LCDDATA23 SEG<45:40>COM3

As an example, LCDDATAn is detailed in Register 27-6.

Once the module is configured, the LCDEN bit of the LCDCON register is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN bit of the LCDCON register.

REGISTER 27-1: LCDCON: LIQUID CRYSTAL DISPLAY (LCD) CONTROL REGISTER

R/W-0/0	R/W-0/0	R/C-0/0	U-0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1
LCDEN	SLPEN	WERR	_	CS<	<1:0>	LMUX	<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	C = Only clearable bit

bit 7	LCDEN: LCD	Driver Enable bit								
	1 = LCD driver module is enabled									
		r module is disabled								
bit 6		Driver Enable in Sleep								
		r module is disabled in r module is enabled in								
bit 5	WERR: LCD V	Vrite Failed Error bit								
	software)	-	le the WA bit of the LCDPS re	egister = 0 (n	nust be cleared in					
	0 = No LCD w	rite error								
bit 4	Unimplement	ed: Read as '0'								
bit 3-2	CS<1:0>: Cloo	ck Source Select bits								
	00 = Fosc/256									
	01 = T1OSC (/								
	1x = LFINTOS									
bit 1-0	LMUX<1:0>: (Commons Select bits								
			Maximum Number of Pixels							
	LMUX<1:0>	Multiplex	PIC16F1946/47/ PIC16LF1946/47	Bias						
	00	Static (COM0)	46	Static						
	01	1/2 (COM<1:0>)	92	1/2 or 1/3						
	10	1/3 (COM<2:0>)	138	1/2 or 1/3						
	11	1/4 (COM<3:0>)	184	1/3						

查询PIC16F1946供应商

REGISTER 27-2: LCDPS: LCD PHASE REGISTER

egend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared C = Only clearable bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type oit 7 WFT: Waveform Type bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type 0 = Type-A phase changes within each common type oit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = LCD driver module is active 0 = LCD driver module is active 0 = LCD driver module is active 0 = LCD driver module is inactive 0 = LCD driver module is inactive 0 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R-0/0</th> <th>R-0/0</th> <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R/W-1/1</th> <th>R/W-1/1</th>	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1				
egend: R2 Readable bit W = Writable bit U = Unimplemented bit, read as '0' = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared C = Only clearable bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes within each common type 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 0: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 0: 1 = 1/2 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 11: 0 = 1/3 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 11: 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = LCD driver module is active 0 = LCD driver module is inclive 0 = LCD driver module is inclive 0 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed 1111 = 1:16 1101 = 1:12 100 = 1:11<	WFT	BIASMD	LCDA	WA		LP<	3:0>					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared C = Only clearable bit sit 7 WFT: Waveform Type bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes within each common type sit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = UCD Activer Module is active 0 = LCD Actives Status bit 1 = LCD driver module is active 0 = LCD Virte Allow Status bit 1 = Writing to the LCDDATan registers is not allowed 0 = Writing to the LCDDATan registers is not allowed 0 = Writing to the LCDDATan registers is not allowed 1110 = 1:15 1111 = 1:12 1100 = 1:10 <td< td=""><td>bit 7</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 0</td></td<>	bit 7							bit 0				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared C = Only clearable bit sit 7 WFT: Waveform Type bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes within each common type sit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = UCD Activer Module is active 0 = LCD Actives Status bit 1 = LCD driver module is active 0 = LCD Virte Allow Status bit 1 = Writing to the LCDDATan registers is not allowed 0 = Writing to the LCDDATan registers is not allowed 0 = Writing to the LCDDATan registers is not allowed 1110 = 1:15 1111 = 1:12 1100 = 1:10 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>												
a = Bit is uncharged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared C = Only clearable bit bit 7 WFT: Waveform Type bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes on each frame boundary 0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00; 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01; 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/2 Bias mode (do not set this bit to '1') 0 = 1/2 Bias mode 0 = 1/3 Bias mode (bo not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode (bo not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode (bo not set this bit to '1') 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = When LMUX 1 = UCD driver module is inactive	-											
1' = Bit is set '0' = Bit is cleared C = Only clearable bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/2 Diver module is active 0 = LCD driver module is active 0 = LCD driver module is inactive 0 = UCD driver module is nactive 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed 1111 = 1:16 1101 = 1:13 1011 = 1:12 1010 = 1:13 1011 = 1:12 1010 = 1:11 1010 = 1:11 1010 = 1:13 1011 = 1:12 1010 = 1:11 1010 = 1:11 1010 = 1:11 1010 = 1:12 1010 = 1:12 1010 = 1:12 1010 = 1:12 1010 = 1:13 1010 = 1:14 1010 = 1:13 1010 = 1:14 1010 = 1:13 1010 = 1:14 1010 = 1:15 1010 = 1:12 1010 = 1:2					-							
vit 7 WFT: Waveform Type bit 1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/2 Bias mode (do not set this bit to '1') 0 = 1/2 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') 1 = 1/2 CD driver module is active 0 = LCD driver module is active 0 = LCD Driver module is nactive 0 = LCD Driver module is nactive 0 = LCD Driver module is nactive 0 = LCD Driver module is nactive 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed 1111 = 1:16 1110 = 1:16 1110 = 1:12 1010 = 1:11 1010 = 1:12 1010 = 1:11 1010 = 1:12 1010 = 1:12 1010 = 1:5 0011 = 1:4 1010 = 1:5 0011 = 1:4 1010 = 1:2 1010		-					R/Value at all o	other Resets				
<pre>1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') bit 5 LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactive 0 = LCD driver module is inactive 0 = LCD driver module is inactive 0 = LCD Uriver module is inactive 0 = LCD Uriver module is inactive 0 = LCD Driver module is inactive 0 = UCD Uriver IDD Uriver IDD Uriver IDD URIVER URIV</pre>	'1' = Bit is set		'0' = Bit is cle	ared	C = Only clea	arable bit						
<pre>1 = Type-B phase changes on each frame boundary 0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode When LMUX<1:0> = 10: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode 0 = 1/3 Bias mode (do not set this bit to '1') 0 = 1/3 Bias mode (do not set this bit to '1') bit 5 LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactive 0 = LCD driver module is inactive 0 = LCD driver module is inactive 0 = LCD Uriver module is inactive 0 = LCD Uriver module is inactive 0 = LCD Driver module is inactive 0 = UCD Uriver IDD Uriver IDD Uriver IDD URIVER URIV</pre>	hit 7	WFT: Wayefo	orm Type hit									
0 = Type-A phase changes within each common type bit 6 BIASMD: Bias Mode Select bit When LMUX<1:0> = 00: 0 = Static Bias mode (do not set this bit to '1') When LMUX<1:0> = 01: 1 = 1/2 Bias mode 0 = 1/3 Bias mode 0 = 1/2 DA: LCD Active Status bit 1 = LCD driver module is inactive 0 = LCD Darkan registers is allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAn registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = Writing to the LCDDATAN registers is not allowed 0 = 1:11 100 = 1:12 1010 = 1:12 1010 = 1:12 1010 = 1:2				on each fram	he boundary							
$ \begin{array}{l} & \begin{tabular}{lllllllllllllllllllllllllllllllllll$												
$ \begin{array}{l} \begin{array}{l} \label{eq:constraints} \\ \hline \end{tabular} \\ \hline tab$	bit 6											
When LMUX<1:0> = 01:1 = 1/2 Bias mode0 = 1/3 Bias modeWhen LMUX<1:0> = 10:1 = 1/2 Bias mode0 = 1/3 Bias modeWhen LMUX<1:0> = 11:0 = 1/3 Bias mode (do not set this bit to '1')0 = 1/3 Bias mode (do not set this bit to '1')bit 5LCDA: LCD Active Status bit1 = LCD driver module is active0 = LCD driver module is inactive0 = LCD driver module is inactive0 = LCD driver module is inactive0 = LCD driver module is nactive0 = LCD driver module is inactive0 = LCD driver module is inactive0 = LCD driver module is nactive0 = Uriting to the LCDDATAn registers is allowed0 = Writing to the LCDDATAn registers is not allowedbit 3-0LP-3:0:: LCD Prescaler Selection bits1111 = 1:161110 = 1:131001 = 1:111001 = 1:121010 = 1:111001 = 1:121010 = 1:121011 = 1:141001 = 1:51011 = 1:41010 = 1:31011 = 1:2												
1 = 1/2 Bias mode $0 = 1/3 Bias mode$ $When LMUX<1:0> = 10;$ $1 = 1/2 Bias mode$ $When LMUX<1:0> = 11;$ $0 = 1/3 Bias mode$ $When LMUX<1:0> = 11;$ $0 = 1/3 Bias mode (do not set this bit to '1')$ $0 = 1/3 Bias mode (do not set this bit to '1')$ $1 = LCD A: LCD Active Status bit$ $1 = LCD driver module is active$ $0 = LCD driver module is active$ $0 = LCD driver module is active$ $0 = LCD Write Allow Status bit$ $1 = Writing to the LCDDATAn registers is allowed$ $0 = Writing to the LCDDATAn registers is not allowed$ $0 = Writing to the LCDDATAn registers is not allowed$ $0 = Writing to the LCDDATAn registers is not allowed$ $1111 = 1:16$ $1110 = 1:15$ $1101 = 1:14$ $1000 = 1:13$ $1011 = 1:12$ $1010 = 1:7$ $1010 = 1:7$ $1010 = 1:6$ $0100 = 1:3$ $0011 = 1:4$ $0100 = 1:3$ $0011 = 1:2$				t set this bit to	oʻ1')							
$ \begin{array}{llllllllllllllllllllllllllllllllllll$												
When LMUX<1:0> = 10: $1 = 1/2$ Bias mode $0 = 1/3$ Bias modeWhen LMUX<1:0> = 11: $0 = 1/3$ Bias mode (do not set this bit to '1')bit 5LCDA: LCD Active Status bit $1 = LCD$ driver module is active $0 = LCD$ driver module is inactivebit 4WA: LCD Write Allow Status bit $1 = Writing to the LCDDATAn registers is allowed0 = Writing to the LCDDATAn registers is not allowed0 = Writing to the LCDDATAn registers is not allowedbit 3-0LP<3:0>: LCD Prescaler Selection bits1111 = 1:161100 = 1:131001 = 1:121010 = 1:111000 = 1:90111 = 1:80100 = 1:70101 = 1:60100 = 1:30001 = 1:2$												
1 = 1/2 Bias mode $0 = 1/3$ Bias mode $When LMUX<1:0> = 11:$ $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1 = 1/3$ Bias mode (do not set this bit to '1') $0 = 1.13$ $0 = 1.11$ $0 = 1.11$ $10 = 1.12$ $0 = 1.11$ $0 = 1.11$ $0 = 1.11$ $0 = 1.11$ $0 = 1.11$ $0 = 1.12$												
When LMUX<1:0> = 11: 0 = 1/3 Bias mode (do not set this bit to '1')bit 5LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactivebit 4WA: LCD Write Allow Status bit 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowedbit 3-0LP<3:0>: LCD Prescaler Selection bits1111 = 1:16 1101 = 1:15 1101 = 1:14 1000 = 1:13 1011 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0011 = 1:4 0010 = 1:3 0011 = 1:2		1 = 1/2 Bias mode										
0 = 1/3 Bias mode (do not set this bit to '1')bit 5LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactivebit 4WA: LCD Write Allow Status bit 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowedbit 3-0LP<3:0>: LCD Prescaler Selection bits1111 = 1:16 1110 = 1:15 1101 = 1:14 1000 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0110 = 1:5 0011 = 1:4 0100 = 1:3 0011 = 1:2												
bit 5 LCDA: LCD Active Status bit 1 = LCD driver module is active 0 = LCD driver module is inactive bit 4 WA: LCD Write Allow Status bit 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Selection bits 1111 = 1:16 1100 = 1:15 1101 = 1:14 1000 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0100 = 1:7 0101 = 1:5 0101 = 1:13 0101 = 1:14 1000 = 1:3 0011 = 1:2												
1 = LCD driver module is active 0 = LCD driver module is inactive bit 4 WA: LCD Write Allow Status bit 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Selection bits 1111 = 1:16 1110 = 1:15 1101 = 1:14 1000 = 1:13 1011 = 1:12 1010 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2			-		1')							
0 = LCD driver module is inactive bit 4 WA: LCD Write Allow Status bit 1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Selection bits 1111 = 1:16 1110 = 1:15 1101 = 1:14 1000 = 1:13 1011 = 1:12 1010 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:6 0100 = 1:7 0101 = 1:6 0100 = 1:3 0010 = 1:3 0011 = 1:2	bit 5											
1 = Writing to the LCDDATAn registers is allowed 0 = Writing to the LCDDATAn registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Selection bits 1111 = 1:16 1110 = 1:15 1101 = 1:14 1100 = 1:13 1011 = 1:12 1010 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2												
0 = Writing to the LCDDATAn registers is not allowed bit 3-0 LP<3:0>: LCD Prescaler Selection bits 1111 = 1:16 1110 = 1:15 1101 = 1:14 1100 = 1:13 1011 = 1:12 1010 = 1:11 1001 = 1:10 1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2	bit 4	WA: LCD Wr	ite Allow Status	s bit								
1111 = 1:16 $1110 = 1:15$ $1101 = 1:14$ $1100 = 1:13$ $1011 = 1:12$ $1010 = 1:11$ $1001 = 1:10$ $1000 = 1:9$ $0111 = 1:8$ $0110 = 1:7$ $0101 = 1:6$ $0100 = 1:5$ $0011 = 1:4$ $0010 = 1:3$ $0001 = 1:2$												
1110 = 1.15 $1101 = 1.14$ $1100 = 1.13$ $1011 = 1.12$ $1010 = 1.11$ $1001 = 1.10$ $1000 = 1.9$ $0111 = 1.8$ $0110 = 1.7$ $0101 = 1.6$ $0100 = 1.5$ $0011 = 1.4$ $0010 = 1.3$ $0001 = 1.2$	bit 3-0	LP<3:0>: LC	D Prescaler Se	election bits								
1101 = 1:14 $1100 = 1:13$ $1011 = 1:12$ $1010 = 1:11$ $1001 = 1:10$ $1000 = 1:9$ $0111 = 1:8$ $0110 = 1:7$ $0101 = 1:6$ $0100 = 1:5$ $0011 = 1:4$ $0010 = 1:3$ $0001 = 1:2$												
1100 = 1:13 $1011 = 1:12$ $1010 = 1:11$ $1001 = 1:10$ $1000 = 1:9$ $0111 = 1:8$ $0110 = 1:7$ $0101 = 1:6$ $0100 = 1:5$ $0011 = 1:4$ $0010 = 1:3$ $0001 = 1:2$												
1011 = 1:12 $1010 = 1:11$ $1001 = 1:10$ $1000 = 1:9$ $0111 = 1:8$ $0110 = 1:7$ $0101 = 1:6$ $0100 = 1:5$ $0011 = 1:4$ $0010 = 1:3$ $0001 = 1:2$												
1001 = 1:10 $1000 = 1:9$ $0111 = 1:8$ $0110 = 1:7$ $0101 = 1:6$ $0100 = 1:5$ $0011 = 1:4$ $0010 = 1:3$ $0001 = 1:2$												
1000 = 1:9 0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2												
0111 = 1:8 0110 = 1:7 0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2												
0101 = 1:6 0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2												
0100 = 1:5 0011 = 1:4 0010 = 1:3 0001 = 1:2												
0011 = 1:4 0010 = 1:3 0001 = 1:2												
0010 = 1:3 0001 = 1:2												
0001 = 1 :2												
0000 = 1:1		0001 = 1:2										
		0000 = 1:1										

REGISTER 27-3: LCDREF: LCD REFERENCE VOLTAGE CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0
LCDIRE	LCDIRS	LCDIRI	—	VLCD3PE	VLCD2PE	VLCD1PE	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	•	nented bit, read		
u = Bit is unch	anged	x = Bit is unkn		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	C = Only clea	rable bit		
bit 7	LCDIRE: LCI	D Internal Refer	ence Enable	e bit			
		_CD Reference LCD Reference		and connected to	the Internal Co	ontrast Control	circuit
bit 6	LCDIRS: LCI	D Internal Refer	ence Source	e bit			
	If LCDIRE = :						
				s powered by VD			
	If LCDIRE =		IST CONTON	s powered by a 3		i lie fyr.	
			ol is unconne	ected. LCD band	lgap buffer is di	sabled.	
bit 5	LCDIRI: LCD	Internal Refere	nce Ladder	Idle Enable bit			
	1 = When the	ne LCD Referen	ce Ladder is	wn when the LC in power mode is the LCD Refe	'B', the LCD Int	ternal FVR buff	
bit 4	Unimplemen	ted: Read as 'o)'				
bit 3	VLCD3PE: V	LCD3 Pin Enab	le bit				
		D3 pin is conne D3 pin is not co		nternal bias volt	age LCDBIAS3	(1)	
bit 2	VLCD2PE: V	LCD2 Pin Enab	le bit				
		D2 pin is conne D2 pin is not co		nternal bias volt	age LCDBIAS2	(1)	
bit 1	VLCD1PE: V	LCD1 Pin Enab	le bit				
	1 = The VLC	D1 pin is conne	cted to the i	nternal bias volt	age LCDBIAS1	(1)	
	0 = The VLC	D1 pin is not co			0		

Note 1: Normal pin controls of TRISx and ANSELx are unaffected.

查询PIC16F1946供应商

REGISTER 27-4: LCDCST: LCD CONTRAST CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	—	—	_	—		_CDCST<2:0>	
bit 7	-						bit 0
l egend:							

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	C = Only clearable bit

bit 7-3 Unimplemented: Read as '0'

bit 2-0 LCDCST<2:0>: LCD Contrast Control bits

Selects the resistance of the LCD contrast control resistor ladder

Bit Value = Resistor ladder

000 = Minimum Resistance (Maximum contrast). Resistor ladder is shorted.

001 = Resistor ladder is at 1/7th of maximum resistance

010 = Resistor ladder is at 2/7th of maximum resistance

011 = Resistor ladder is at 3/7th of maximum resistance

100 = Resistor ladder is at 4/7th of maximum resistance

101 = Resistor ladder is at 5/7th of maximum resistance

110 = Resistor ladder is at 6/7th of maximum resistance

111 = Resistor ladder is at maximum resistance (Minimum contrast).

REGISTER 27-5: LCDSEn: LCD SEGMENT ENABLE REGISTERS

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SEn	SEn	SEn	SEn	SEn	SEn	SEn	SEn
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	inged	x = Bit is unkn	own	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SEn: Segment Enable bits 1 = Segment function of the pin is enabled 0 = I/O function of the pin is enabled

REGISTER 27-6: LCDDATAn: LCD DATA REGISTERS

| R/W-x/u |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| SEGx-COMy |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SEGx-COMy: Pixel On bits

1 = Pixel on (dark) 0 = Pixel off (clear)

查询PIC16F1946供应商 27.2 LCD Clock Source Selection

The LCD module has 3 possible clock sources:

- Fosc/256
- T10SC
- LFINTOSC

The first clock source is the system clock divided by 256 (Fosc/256). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits LP<3:0> of the LCDPS register are used to set the LCD frame clock rate.

The second clock source is the T1OSC. This also gives about 1 kHz when a 32.768 kHz crystal is used with the Timer1 oscillator. To use the Timer1 oscillator as a clock source, the T1OSCEN bit of the T1CON register should be set.

The third clock source is the 31 kHz LFINTOSC, which provides approximately 1 kHz output.

The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.

Using bits CS<1:0> of the LCDCON register can select any of these clock sources.

27.2.1 LCD PRESCALER

A 4-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable; its value is set by the LP<3:0> bits of the LCDPS register, which determine the prescaler assignment and prescale ratio.

The prescale values are selectable from 1:1 through 1:16.




FIGURE 27-2: LCD CLOCK GENERATION

27.3 LCD Bias Voltage Generation

The LCD module can be configured for one of three bias types:


- Static Bias (2 voltage levels: Vss and VLCD)
- 1/2 Bias (3 voltage levels: Vss, 1/2 VLCD and VLCD)
- 1/3 Bias (4 voltage levels: Vss, 1/3 VLCD, 2/3 VLCD and VLCD)

TABLE 27-2: LCD BIAS VOLTAGES

	Static Bias	1/2 Bias	1/3 Bias
LCD Bias 0	D Bias 0 Vss Vss		Vss
LCD Bias 1	_	1/2 Vdd	1/3 Vdd
LCD Bias 2	_	1/2 Vdd	2/3 Vdd
LCD Bias 3	VLCD3	VLCD3	VLCD3

So that the user is not forced to place external components and use up to three pins for bias voltage generation, internal contrast control and an internal reference ladder are provided internally to the PIC16F/LF1946/47. Both of these features may be used in conjunction with the external VLCD<3:1> pins, to provide maximum flexibility. Refer to Figure 27-3.

FIGURE 27-3: LCD BIAS VOLTAGE GENERATION BLOCK DIAGRAM



27.4 LCD Bias Internal Reference Ladder

The internal reference ladder can be used to divide the LCD bias voltage two or three equally spaced voltages that will be supplied to the LCD segment pins. To create this, the reference ladder consists of three matched resistors. Refer to Figure 27-3.

27.4.1 BIAS MODE INTERACTION

When in 1/2 Bias mode (BIASMD = 1), then the middle resistor of the ladder is shorted out so that only two voltages are generated. The current consumption of the ladder is higher in this mode, with the one resistor removed.

TABLE 27-3:LCD INTERNAL LADDERPOWER MODES (1/3 BIAS)

Power Mode		
Low	3 Mohm	1 µA
Medium	300 kohm	10 µA
High	30 kohm	100 µA

27.4.2 POWER MODES

The internal reference ladder may be operated in one of three power modes. This allows the user to trade off LCD contrast for power in the specific application. The larger the LCD glass, the more capacitance is present on a physical LCD segment, requiring more current to maintain the same contrast level.

Three different power modes are available, LP, MP and HP. The internal reference ladder can also be turned off for applications that wish to provide an external ladder or to minimize power consumption. Disabling the internal reference ladder results in all of the ladders being disconnected, allowing external voltages to be supplied.

Whenever the LCD module is inactive (LCDA = 0), the internal reference ladder will be turned off.


查询PIC16F1946供应商 27.4.3 AUTOMATIC POWER MODE


SWITCHING


As an LCD segment is electrically only a capacitor, current is drawn only during the interval where the voltage is switching. To minimize total device current, the LCD internal reference ladder can be operated in a different power mode for the transition portion of the duration. This is controlled by the LCDRL Register (Register 27-7). The LCDRL register allows switching between two power modes, designated 'A' and 'B'. 'A' Power mode is active for a programmable time, beginning at the time when the LCD segments transition. 'B' Power mode is the remaining time before the segments or commons change again. The LRLAT<2:0> bits select how long, if any, that the 'A' Power mode is active. Refer to Figure 27-4.

To implement this, the 5-bit prescaler used to divide the 32 kHz clock down to the LCD controller's 1 kHz base rate is used to select the power mode.

FIGURE 27-4: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE A







查询PIC16F1946供应商

REGISTER 27-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
LRLA	LRLAP<1:0>		P<1:0>	—		LRLAT<2:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, reac	l as '0'	
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all ot	her Resets
'1' = Bit is set	t	'0' = Bit is clea	red				
bit 7-6	During Time i 00 = Internal 01 = Internal 10 = Internal	: LCD Reference nterval A (Refer LCD Reference LCD Reference LCD Reference	to Figure 27-4 Ladder is pow Ladder is pow Ladder is pow	 i): vered down an vered in low-po vered in mediu 	d unconnected ower mode m-power mode		
bit 5-4	LRLBP<1:0> During Time i 00 = Internal 01 = Internal	LCD Reference : LCD Reference nterval B (Refer LCD Reference LCD Reference	e Ladder B Tir to Figure 27-4 Ladder is pov Ladder is pov	ne Power Con l): vered down an vered in low-po	trol bits d unconnected ower mode		
	11 = Internal	LCD Reference	Ladder is pov		•		
bit 3	•	ted: Read as '0					
bit 2-0		: LCD Reference ber of 32 kHz clo				ctive	
	For type A wa	veforms (WFT =	• 0):				
	001 = Interna 010 = Interna 011 = Interna 100 = Interna 101 = Interna 110 = Interna	al LCD Reference al LCD Reference	e Ladder is in e Ladder is in	'A' power mode 'A' power mode 'A' power mode 'A' power mode 'A' power mode 'A' power mode	e for 1 clock and e for 2 clocks an e for 3 clocks an e for 4 clocks an e for 5 clocks an e for 6 clocks an	d 'B' power mod d 'B' power mod d 'B' power mod d 'B' power mod d 'B' power mod	e for 14 clock e for 13 clock e for 12 clock le for 11 clock e for 10 clock
	For type B wa	veforms (WFT =	:1):				
	001 = Interna 010 = Interna 011 = Interna 100 = Interna 101 = Interna 110 = Interna	I LCD Reference al LCD Reference	e Ladder is in e Ladder is in	'A' power mod 'A' power mod 'A' power mod 'A' power mod 'A' power mod 'A' power mod	e for 1 clock and e for 2 clocks an e for 3 clocks an e for 4 clocks an e for 5 clocks an e for 6 clocks an	d 'B' power mod d 'B' power mod d 'B' power mod d 'B' power mod d 'B' power mod	e for 30 clock e for 29 clock e for 28 clock e for 27 clock e for 26 clock


查询PIC16F1946供应商 27.4.4 CONTRAST CONTROL

The LCD contrast control circuit consists of a seven-tap resistor ladder, controlled by the LCDCST bits. Refer to Figure 27-7.

The contrast control circuit is used to decrease the output voltage of the signal source by a total of approximately 10%, when LCDCST = 111.

Whenever the LCD module is inactive (LCDA = 0), the contrast control ladder will be turned off (open).

FIGURE 27-7: INTERNAL REFERENCE AND CONTRAST CONTROL BLOCK DIAGRAM



27.4.5 INTERNAL REFERENCE

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be either VDDIO or a voltage 3 times the main fixed voltage reference (3.072V). When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally.

Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

When the internal reference is enabled and the Fixed Voltage Reference is selected, the LCDIRI bit can be used to minimize power consumption by tieing into the LCD reference ladder automatic power mode switching. When LCDIRI = 1 and the LCD reference ladder is in Power mode 'B', the LCD internal FVR buffer is disables.

Note: The LCD module automatically turns on the fixed voltage reference when needed.

27.4.6 VLCD<3:1> PINS

The VLCD<3:1> pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCD<3:1> pins does not prevent use of the internal ladder. Each VLCD pin has an independent control in the LCDREF register (Register 27-3), allowing access to any or all of the LCD Bias signals. This architecture allows for maximum flexibility in different applications

For example, the VLCD<3:1> pins may be used to add capacitors to the internal reference ladder, increasing the drive capacity.

For applications where the internal contrast control is insufficient, the firmware can choose to only enable the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

查询PIC16F1946供应商

27.5 LCD Multiplex Types

The LCD driver module can be configured into one of four multiplex types:

- Static (only COM0 is used)
- 1/2 multiplex (COM<1:0> are used)
- 1/3 multiplex (COM<2:0> are used)
- 1/4 multiplex (COM<3:0> are used)

The LMUX<1:0> bit setting of the LCDCON register decides which of the LCD common pins are used (see Table 27-4 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

Multiplex	LMUX <1:0>	СОМЗ	COM2	COM1	COM0
Static	00	Unused	Unused	Unused	Active
1/2	01	Unused	Unused	Active	Active
1/3	10	Unused	Active	Active	Active
1/4	11	Active	Active	Active	Active

TABLE 27-4: COMMON PIN USAGE

27.6 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

Note: On a Power-on Reset, these pins are configured as normal I/O, not LCD pins.

27.7 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 27-6 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

27.8 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

TABLE 27-5:	FRAME FREQUENCY
	FORMULAS

Multiplex	Frame Frequency ⁽²⁾ =		
Static	Clock source/(4 x (LCD Prescaler) x 32 x 1))		
1/2	Clock source/(2 x (LCD Prescaler) x 32 x 2))		
1/3	Clock source/(1 x (LCD Prescaler) x 32 x 3))		
1/4	Clock source/(1 x (LCD Prescaler) x 32 x 4))		
Note 1	Clock source is Eosc/256 T1OSC or		

Note 1: Clock source is Fosc/256, T1OSC or LFINTOSC.

2: See Figure 27-2.

TABLE 27-6: APPROXIMATE FRAME FREQUENCY (IN Hz) USING Fosc @ 8 MHz, TIMER1 @ 32.768 kHz OR LFINTOSC

LP<3:0>	Static	1/2	1/3	1/4
2	122	122	162	122
3	81	81	108	81
4	61	61	81	61
5	49	49	65	49
6	41	41	54	41
7	35	35	47	35

LCD	COM0 COM1				COM2 COM3			3
Function	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment
SEG0	LCDDATA0, 0		LCDDATA3, 0		LCDDATA6, 0		LCDDATA9, 0	
SEG1	LCDDATA0, 1		LCDDATA3, 1		LCDDATA6, 1		LCDDATA9, 1	
SEG2	LCDDATA0, 2		LCDDATA3, 2		LCDDATA6, 2		LCDDATA9, 2	
SEG3	LCDDATA0, 3		LCDDATA3, 3		LCDDATA6, 3		LCDDATA9, 3	
SEG4	LCDDATA0, 4		LCDDATA3, 4		LCDDATA6, 4		LCDDATA9, 4	
SEG5	LCDDATA0, 5		LCDDATA3, 5		LCDDATA6, 5		LCDDATA9, 5	
SEG6	LCDDATA0, 6		LCDDATA3, 6		LCDDATA6, 6		LCDDATA9, 6	
SEG7	LCDDATA0, 7		LCDDATA3, 7		LCDDATA6, 7		LCDDATA9, 7	
SEG8	LCDDATA1, 0		LCDDATA4, 0		LCDDATA7, 0		LCDDATA10, 0	
SEG9	LCDDATA1, 1		LCDDATA4, 1		LCDDATA7, 1		LCDDATA10, 1	
SEG10	LCDDATA1, 2		LCDDATA4, 2		LCDDATA7, 2		LCDDATA10, 2	
SEG11	LCDDATA1, 3		LCDDATA4, 3		LCDDATA7, 3		LCDDATA10, 3	
SEG12	LCDDATA1, 4		LCDDATA4, 4		LCDDATA7, 4		LCDDATA10, 4	
SEG13	LCDDATA1, 5		LCDDATA4, 5		LCDDATA7, 5		LCDDATA10, 5	
SEG14	LCDDATA1, 6		LCDDATA4, 6		LCDDATA7, 6		LCDDATA10, 6	
SEG15	LCDDATA1, 7		LCDDATA4, 7		LCDDATA7, 7		LCDDATA10, 7	
SEG16	LCDDATA2, 0		LCDDATA5, 0		LCDDATA8, 0		LCDDATA11, 0	
SEG17	LCDDATA2, 1		LCDDATA5, 1		LCDDATA8, 1		LCDDATA11, 1	
SEG18	LCDDATA2, 2		LCDDATA5, 2		LCDDATA8, 2		LCDDATA11, 2	
SEG19	LCDDATA2, 3		LCDDATA5, 3		LCDDATA8, 3		LCDDATA11, 3	
SEG20	LCDDATA2, 4		LCDDATA5, 4		LCDDATA8, 4		LCDDATA11, 4	
SEG21	LCDDATA2, 5		LCDDATA5, 5		LCDDATA8, 5		LCDDATA11, 5	
SEG22	LCDDATA2, 6		LCDDATA5, 6		LCDDATA8, 6		LCDDATA11, 6	
SEG23	LCDDATA2, 7		LCDDATA5, 7		LCDDATA8, 7		LCDDATA11, 7	
SEG24	LCDDATA12, 0		LCDDATA15, 0		LCDDATA18, 0		LCDDATA21, 0	
SEG25	LCDDATA12, 1		LCDDATA15, 1		LCDDATA18, 1		LCDDATA21, 1	
SEG26	LCDDATA12, 2		LCDDATA15, 2		LCDDATA18, 2		LCDDATA21, 2	
SEG27	LCDDATA12, 3		LCDDATA15, 3		LCDDATA18, 3		LCDDATA21, 3	
SEG28	LCDDATA12, 4		LCDDATA15, 4		LCDDATA18, 4		LCDDATA21, 4	
SEG29	LCDDATA12, 5		LCDDATA15, 5		LCDDATA18, 5		LCDDATA21, 5	
SEG30	LCDDATA12, 6		LCDDATA15, 6		LCDDATA18, 6		LCDDATA21, 6	
SEG31	LCDDATA12, 7		LCDDATA15, 7		LCDDATA18, 7		LCDDATA21, 7	
SEG32	LCDDATA13, 0		LCDDATA16, 0		LCDDATA19, 0		LCDDATA22, 0	
SEG33	LCDDATA13, 1		LCDDATA16, 1		LCDDATA19, 1		LCDDATA22, 1	
SEG34	LCDDATA13, 2		LCDDATA16, 2		LCDDATA19, 2		LCDDATA22, 2	
SEG35	LCDDATA13, 3		LCDDATA16, 3		LCDDATA19, 3		LCDDATA22, 3	
SEG36	LCDDATA13, 4		LCDDATA16, 4		LCDDATA19, 4		LCDDATA22, 4	
SEG37	LCDDATA13, 5		LCDDATA16, 5		LCDDATA19, 5		LCDDATA22, 5	
SEG38	LCDDATA13, 6		LCDDATA16, 6		LCDDATA19, 6		LCDDATA22, 6	
SEG39	LCDDATA13, 7		LCDDATA16, 7		LCDDATA19, 7		LCDDATA22, 7	
SEG40	LCDDATA14, 0		LCDDATA17, 0		LCDDATA20, 0		LCDDATA23, 0	
SEG41	LCDDATA14, 1		LCDDATA17, 1		LCDDATA20, 1		LCDDATA23, 1	
SEG42	LCDDATA14, 2		LCDDATA17, 2		LCDDATA20, 2		LCDDATA23, 2	
SEG43	LCDDATA14, 3		LCDDATA17, 3		LCDDATA20, 3		LCDDATA23, 3	
SEG44	LCDDATA14, 4		LCDDATA17, 4		LCDDATA20, 4		LCDDATA23, 4	
SEG45	LCDDATA14, 5		LCDDATA17, 5		LCDDATA20, 5		LCDDATA23, 5	

TABLE 27-7: LCD SEGMENT MAPPING WORKSHEET

查询PIC16F1946供应商 27.9 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.


The pixel signal (COM-SEG) will have no DC component and it can take only one of the two RMS values. The higher RMS value will create a dark pixel and a lower RMS value will create a clear pixel.


As the number of commons increases, the delta between the two RMS values decreases. The delta represents the maximum contrast that the display can have. The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDc over a single frame, whereas Type-B waveform takes two frames.

- Note 1: If Sleep has to be executed with LCD Sleep disabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDc on all the pixels is '0'.
 - 2: When the LCD clock source is Fosc/256, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD immediately goes into Sleep. Thus, take care to see that VDC on all pixels is '0' when Sleep is executed.


Figure 27-8 through Figure 27-18 provide waveforms for static, half-multiplex, 1/3-multiplex and 1/4-multiplex drives for Type-A and Type-B waveforms.


FIGURE 27-8: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE







© 2010 Microchip Technology Inc.












© 2010 Microchip Technology Inc.


查询PIC16F1946供应商

FIGURE 27-14: TYPE-B WAVEFORMS IN 1/3 MUX, 1/2 BIAS DRIVE










© 2010 Microchip Technology Inc.

查询PIC16F1946供应商





查询PIC16F1946供应商 27.10 LCD Interrupts

The LCD module provides an interrupt in two cases. An interrupt when the LCD controller goes from active to inactive controller. An interrupt also provides unframe boundaries for Type B waveform. The LCD timing generation provides an interrupt that defines the LCD frame timing.

27.10.1 LCD INTERRUPT ON MODULE SHUTDOWN

An LCD interrupt is generated when the module completes shutting down (LCDA goes from '1' to '0').

27.10.2 LCD FRAME INTERRUPTS

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 27-19. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.


When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00' (static drive), there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit of the LCDCON register is set and the write does not occur.

Note:	The LCD frame interrupt is not generated
	when the Type-A waveform is selected
	and when the Type-B with no multiplex
	(static) is selected.

查询PIC16F1946供应商





查询PIC16F1946供应商 27.11 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current Consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 27-20 shows this operation.

The LCD module can be configured to operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Clearing SLPEN and correctly configuring the LCD module clock will allow the LCD module to operate during Sleep. Setting SLPEN and correctly executing the LCD module shutdown will disable the LCD module during Sleep and save power.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will immediately cease all functions, drive the outputs to Vss and go into a very low-current mode. The SLEEP instruction should only be executed after the LCD module has been disabled and the current cycle completed, thus ensuring that there are no DC voltages on the glass. To disable the LCD module, clear the LCDEN bit. The LCD module will complete the disabling process after the current frame, clear the LCDA bit and optionally cause an interrupt.

The steps required to properly enter Sleep with the LCD disabled are:

- Clear LCDEN
- Wait for LCDA = 0 either by polling or by interrupt
- Execute SLEEP

If SLPEN = 0 and SLEEP is executed while the LCD module clock source is FOSC/4, then the LCD module will halt with the pin driving the last LCD voltage pattern. Prolonged exposure to a fixed LCD voltage pattern will cause damage to the LCD glass. To prevent LCD glass damage, either perform the proper LCD module shutdown prior to Sleep, or change the LCD module clock to allow the LCD module to continue operation during Sleep.

If a SLEEP instruction is executed and SLPEN = 0 and the LCD module clock is either T1OSC or LFINTOSC, the module will continue to display the current contents of the LCDDATA registers. While in Sleep, the LCD data cannot be changed. If the LCDIE bit is set, the device will wake from Sleep on the next LCD frame boundary. The LCD module current consumption will not decrease in this mode; however, the overall device power consumption will be lower due to the shutdown of the CPU and other peripherals. Table 27-8 shows the status of the LCD module during a Sleep while using each of the three available clock sources.

Note:	When the LCDEN bit is cleared, the LCD
	module will be disabled at the completion
	of frame. At this time, the port pins will
	revert to digital functionality. To minimize
	power consumption due to floating digital
	inputs, the LCD pins should be driven low
	using the PORT and TRIS registers.

If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. To allow the module to continue operation while in Sleep, the clock source must be either the LFINTOSC or T1OSC external oscillator. While in Sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode; however, the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.


Table 27-8 shows the status of the LCD module during Sleep while using each of the three available clock sources:

TABLE 27-8:	LCD MODULE STATUS
	DURING SLEEP

Clock Source	SLPEN	Operational During Sleep
T1OSC	0	Yes
11030	1	No
LFINTOSC	0	Yes
LEINTOSC	1	No
Fosc/4	0	No
F05C/4	1	No

Note:	The LFINTOSC or external T1OSC
	oscillator must be used to operate the
	LCD module during Sleep.

If LCD interrupts are being generated (Type-B waveform with a multiplex mode not static) and LCDIE = 1, the device will awaken from Sleep on the next frame boundary.



查询PIC16F1946供应商 27.12 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> of the LCDPS register.
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- 3. Configure the LCD module for the following using the LCDCON register:
 - Multiplex and Bias mode, bits LMUX<1:0>
 - Timing source, bits CS<1:0>
 - Sleep mode, bit SLPEN
- 4. Write initial values to pixel data registers, LCDDATA0 through LCDDATA23.
- 5. Clear LCD Interrupt Flag, LCDIF bit of the PIR2 register and if desired, enable the interrupt by setting bit LCDIE of the PIE2 register.
- Configure bias voltages by setting the LCDRL, LCDREF and the associated ANSELx registers as needed.
- 7. Enable the LCD module by setting bit LCDEN of the LCDCON register.

27.13 Disabling the LCD Module

To disable the LCD module, write all '0's to the LCDCON register.

27.14 LCD Current Consumption

When using the LCD module the current consumption consists of the following three factors:

- Oscillator Selection
- · LCD Bias Source
- Capacitance of the LCD segments

The current consumption of just the LCD module can be considered negligible compared to these other factors.

27.14.1 OSCILLATOR SELECTION

The current consumed by the clock source selected must be considered when using the LCD module. See **Section 30.0 "Electrical Specifications"** for oscillator current consumption information.

27.14.2 LCD BIAS SOURCE

The LCD bias source, internal or external, can contribute significantly to the current consumption. Use the highest possible resistor values while maintaining contrast to minimize current.

27.14.3 CAPACITANCE OF THE LCD SEGMENTS

The LCD segments which can be modeled as capacitors which must be both charged and discharged every frame. The size of the LCD segment and its technology determines the segment's capacitance.

查询PIC16F1946供应商

TABLE 27-9: SUMMARY OF REGISTERS ASSOCIATED WITH LCD OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
LCDCON	LCDEN	SLPEN	WERR	_	CS<	<1:0>	LMUX	(<1:0>	337
LCDCST	—	—	—	_	_	I	_CDCST<2:0	>	340
LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	341
LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	341
LCDDATA2	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	341
LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	341
LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	341
LCDDATA5	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	341
LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	341
LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2		
LCDDATA8	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	341
LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	341
LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	341
LCDDATA11	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	341
LCDDATA12	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0	341
LCDDATA13	SEG39 COM0	SEG38 COM0	SEG37 COM0	SEG36 COM0	SEG35 COM0	SEG34 COM0	SEG33 COM0	SEG32 COM0	341
LCDDATA14	—	—	SEG45 COM0	SEG44 COM0	SEG43 COM0	SEG42 COM0	SEG41 COM0	SEG40 COM0	341
LCDDATA15	SEG31 COM1	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1	341
LCDDATA16	SEG39 COM1	SEG38 COM1	SEG37 COM1	SEG36 COM1	SEG35 COM1	SEG34 COM1	SEG33 COM1	SEG32 COM1	341
LCDDATA17	—	—	SEG45 COM1	SEG44 COM1	SEG43 COM1	SEG42 COM1	SEG41 COM1	SEG40 COM1	341
LCDDATA18	SEG31 COM2	SEG30 COM2	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2	341
LCDDATA19	SEG39 COM2	SEG38 COM2	SEG37 COM2	SEG36 COM2	SEG35 COM2	SEG34 COM2	SEG33 COM2	SEG32 COM2	341
LCDDATA20	—	—	SEG45 COM2	SEG44 COM2	SEG43 COM2	SEG42 COM2	SEG41 COM2	SEG40 COM2	341
LCDDATA21	SEG31 COM3	SEG30 COM3	SEG29 COM3	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3	341

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the LCD module.

)PIC16F194											
TABLE 27-9	: SUMM	ARY OF F	REGISTER	RS ASSO	CIATED W	ITH LCD (OPERATIO	N (CONTI	NUED)		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Registe on Pag		
LCDDATA22	SEG39 COM3	SEG38 COM3	SEG37 COM3	SEG36 COM3	SEG35 COM3	SEG34 COM3	SEG33 COM3	SEG32 COM3	341		
LCDDATA23	_	_	SEG45 COM3	SEG44 COM3	SEG43 COM3	SEG42 COM3	SEG41 COM3	SEG40 COM3	341		
LCDPS	WFT	BIASMD	LCDA	WA		LP<	338				
LCDREF	LCDIRE	LCDIRS	LCDIRI		VLCD3PE	VLCD2PE	CD2PE VLCD1PE		VLCD2PE VLCD1PE		339
LCDRL	LRLAF	P<1:0>	LRLBF	LRLBP<1:0>		LRLAT<2:0>			348		
LCDSE0				SE	<7:0>				341		
LCDSE1				SE	<15:8>				341		
LCDSE2			SE<23:16>			SE<23:16>			341		
LCDSE3				SE<	<31:24>				341		
LCDSE4				SE<	<39:32>				341		
LCDSE5	—				SE<	SE<45:40>					
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	C3IE	CCP2IE	95		
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	C3IF	CCP2IF	99		
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	205		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the LCD module.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 **28.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)**

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss


In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "PIC16F193X/LF193X/PIC16F194X/LF194X Memory Programming Specification" (DS41397).

28.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 28-1 for example circuit.





查询PIC16F1946供应商

28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16F/LF1946/47 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 6.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 28-2.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.

FIGURE 28-3: PICkit[™] STYLE CONNECTOR INTERFACE




Note: The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16F/LF1946/47.

查询PIC16F1946供应商

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 28-4 for more information.

FIGURE 28-4: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 29.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 29-3 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

29.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 29-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

查询PIC16F1946供应商 FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file r	egister operations 8 7 6 0
OPCODE	d f (FILE #)
d = 0 for destin d = 1 for destin f = 7-bit file reg	nation f
Bit-oriented file reg	gister operations 10 9 7 6 0
OPCODE	b (BIT #) f (FILE #)
b = 3-bit bit ad f = 7-bit file reg	
Literal and control	operations
General	
13	8 7 0
OPCODE	k (literal)
k = 8-bit imme	diate value
CALL and GOTO inst	,
13 11	10 0
OPCODE	k (literal)
MOVLP instruction or 13	nly 7_6
OPCODE	k (literal)
k = 7-bit immer	
13	5 4 0
OPCODE	k (literal)
k = 5-bit imme	
BRA instruction only 13	980
OPCODE	k (literal)
k = 9-bit imme	diate value
FSR Offset instructi 13	ons 7 6 5 0
OPCODE	n k (literal)
n = appropriat k = 6-bit imme	e FSR
FSR Increment instru 13	uctions 3 2 1 0
OPCODE	n m (mode)
n = appropriat m = 2-bit mod	
OPCODE only 13	0
	OPCODE

查询PIC16F1946供应商

Mnen	nonic,	Description		14-Bit Opcode				Status	
Oper	ands	Description	Cycles	MSb			LSb	Affected	Note
		BYTE-ORIENTED FILE F	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00		dfff			2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED S	SKIP OPERATIO	ONS				1	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE RE		ATION	IS		1		
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED SI	KIP OPERATIO	NS		•	•		
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL				1				T	
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k			
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	1

TABLE 29-3: PIC16F/LF1946/47 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

查询PIC16F1946供应商

TABLE 29-3: PIC16F/LF1946/47 ENHANCED INSTRUCTION SET (CONTINUED)

Mnemonic,		Description		14-Bit Opcode				Status	
	rands	Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
			TIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
	k[n]	modifier, mm Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

查询PIC16F1946供应商 29.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	-32 ≤ k ≤ 31 n ∈ [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd'

ister 'f'.

		-		
►	register f	→	С	

is '1', the result is stored back in reg-

ADDWFC	ADD W and CARRY bit to f
Syntax:	[<i>label</i>] ADDWFC f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is

placed in data memory location 'f'.

查询PIC16F1946供应商

BCF	Bit Clear f	BTF
Syntax:	[label] BCF f,b	Synta
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	Oper
Operation:	$0 \rightarrow (f < b >)$	Oper
Status Affected:	None	Statu
Description:	Bit 'b' in register 'f' is cleared.	Desc

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch	BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BRA label	Syntax:	[label] BTFSS f,b
	[<i>label</i>]BRA \$+k	Operands:	$0 \le f \le 127$
Operands:	-256 \leq label - PC + 1 \leq 255		$0 \le b < 7$
	$-256 \le k \le 255$	Operation:	skip if (f) = 1
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affected:	None
Status Affected:	None	Description:	If bit 'b' in register 'f' is '0',
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + $1 + k$. This instruction is a two-cycle instruction. This branch has a limited range.		instruction is executed. If bit 'b' is '1', then the nex instruction is discarded an executed instead, making 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

el]BTFSS f,b f ≤ 127 b < 7 if (f) = 1 е 'b' in register 'f' is '0', the next ruction is executed. : 'b' is '1', then the next ruction is discarded and a NOP is cuted instead, making this a cle instruction.

查询PIC16F1946供应商

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow TO$ $1 \rightarrow PD$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	$\begin{array}{l} (PC) +1 \rightarrow TOS, \\ (W) \rightarrow PC <7:0>, \\ (PCLATH <6:0>) \rightarrow PC <14:8> \end{array}$
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW

Clear W

Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ \text{l} \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

查询PIC16F1946供应商

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	k → PC<10:0> PCLATH<4:3> → PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

查询PIC16F1946供应商

LSRF

LSLF	Logical Left Shift
Syntax:	[label] LSLF f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ← 0

			I
Lo	gical Rig	ght Shift	

Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow \text{dest<7>} \\ (\text{f<7:1>}) \rightarrow \text{dest<6:0>}, \\ (\text{f<0>}) \rightarrow \text{C}, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0 → register f → C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Ζ
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

查询PIC16F1946供应商

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ \textbf{-32} \leq k \leq 31 \end{array}$
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

```
Status Affected:
```

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

MOVLB Move literal to BSR

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \leq k \leq 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The five-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1

ΓW	()x5A	
Instr	ucti	on	
	W	=	0x5A

MOVLW

After

Example:

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION
	$\begin{array}{rrrr} \text{Before Instruction} & & \\ & \text{OPTION} & = & 0\text{xFF} \\ W & = & 0\text{x4F} \\ \text{After Instruction} & & \\ & \text{OPTION} & = & 0\text{x4F} \\ W & = & 0\text{x4F} \end{array}$

查询PIC16F1946供应商

MOVWI	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	$ \begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ -32 \leq k \leq 31 \end{array} $
Operation:	$\label{eq:W} \begin{split} & W \rightarrow INDFn \\ & \text{Effective address is determined by} \\ & FSR + 1 \ (\text{preincrement}) \\ & FSR + 1 \ (\text{predecrement}) \\ & FSR + k \ (\text{relative offset}) \\ & \text{After the Move, the FSR value will be} \\ & \text{either:} \\ & FSR + 1 \ (\text{all increments}) \\ & FSR + 1 \ (\text{all increments}) \\ & \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

PIC16F/LF1946/47

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W	
Syntax:	[label] OPTION	
Operands:	None	
Operation:	$(W) \to OPTION_REG$	
Status Affected:	None	
Description:	Move data from W register to OPTION REG register.	

RESET	Software Reset	
Syntax:	[label] RESET	
Operands:	None	
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.	
Status Affected:	None	
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.	

查询PIC16F1946供应商

RETFIE	Return from Interrupt		
Syntax:	[label] RETFIE		
Operands:	None		
Operation:	$\begin{array}{l} TOS \to PC, \\ \mathbb{1} \to GIE \end{array}$		
Status Affected:	None		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETURN	Return from Subroutine	
Syntax:	[label] RETURN	
Operands:	None	
Operation:	$TOS \rightarrow PC$	
Status Affected:	None	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	

RETLW	Return with literal in W	RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \leq f \leq 127$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$	Operation:	$d \in [0,1]$ See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1		C Register f
Cycles:	2	Words:	1
Example:	CALL TABLE;W contains table ;offset value	Cycles:	1
	• ;W now has table value	Example:	RLF REG1,0
TABLE	•		Before Instruction
	ADDWF PC ;W = offset RETLW k1 ;Begin table		REG1 = 1110 0110 C = 0 After Instruction
	RETLW k2 ;		REG1 = 1110 0110
	•		W = 1100 1100
	• RETLW kn ; End of table		C = 1
	Before Instruction W = 0x07 After Instruction W = value of k8		

查询PIC16F1946供应商

RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RRF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		
	C Register f		

SUBLW	Subtract W from literal		
Syntax:	[label] S	UBLW k	
Operands:	$0 \le k \le 255$		
Operation:	$k \text{-} (W) \rightarrow (V$	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z		
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.		
	C = 0	W > k	
	C = 1	$W \le k$	
	DC = 0	W<3:0> > k<3:0>	

DC = 1

 $W<3:0> \le k<3:0>$

W<3:0> > f<3:0>

 $W<3:0> \le f<3:0>$

SLEEP	Enter Sleep mode		
Syntax:	[label] SLEEP		
Operands:	None		
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$		
Status Affected:	TO, PD		
Description:	The power-down Status bit, PD is cleared. Time-out Status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.		

SUBWF	Subtract W from f		
Syntax:	[label] SU	IBWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	$(f) - (W) \to (d$	estination)	
Status Affected:	C, DC, Z		
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	C = 0	W > f	
	C = 1	$W \leq f$	

DC = 0

DC = 1

SUBWFB	Subtract W from f with Borrow	
Syntax:	SUBWFB f {,d}	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$	
Status Affected:	C, DC, Z	
Description:	C, DC, Z Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.	

查询PIC16F1946供应商

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.						

XORLW	Exclusive OR literal with W						
Syntax:	[<i>label</i>] XORLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

TRIS	Load TRIS Register with W	XORWF	Exclusive OR W with f		
Syntax:	[label] TRIS f	Syntax:	[<i>label</i>] XORWF f,d		
Operands:	$5 \le f \le 7$	Operands:	$0 \le f \le 127$ d $\in [0,1]$		
Operation: Status Affected:	(W) → TRIS register 'f' None	Operation:	(W) .XOR. (f) \rightarrow (destination)		
Description:	Move data from W register to TRIS	Status Affected:	Z		
	register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

查询PIC16F1946供应商 30.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)


Absolute Maximum Ratings ⁽¹⁾	$\langle \rangle$
Ambient temperature under bias40)°C to +125°C
Storage temperature	₹€ to +)150°C
Voltage on VDD with respect to Vss, PIC16F1946/47	Q.3 V to +6.5V
Voltage on VCAP pin with respect to Vss	0.3V to +4.0V
Voltage on VDD with respect to Vss, PIC16LF1946/47	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	o (Vdd + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Total power dissipation ⁽¹⁾ Maximum current out of Vss pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial.	425 mA
Maximum current out of VSS pin, $-40^{\circ}C \le IA \le +125^{\circ}C$ for extended	175 MA
Maximum current into VDD pin, -40°C \leq TA \leq +85°C for industrial	
Maximum current into VDD pin, -40°C \leq TA \leq +125°C for extended (()).	
Clamp current, IK (VPIN < 0 or VPIN > VDD) Maximum output current sunk by any I/O pin	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Note 1: Power dissipation is calculated as follows: $RDIS = VDO \times \{IDD - \Sigma IOH\} + \Sigma \{(VDD - VOH) \times IOH\} + \Sigma \{(VD - VOH) + \Sigma \{(VD - VOH) \times IOH\} + \Sigma \{(VD - VOH) + \Sigma \{(VD - VOH) \times IOH\} + \Sigma \{$	
† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device. This is a stress rating only and functional operation of the device at those or any other conditi	


device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

查询PIC16F1946供应商

FIGURE 30-1: PIC16F1946/47 VOLTAGE FREQUENCY GRAPH, -40°C </ 2015 TA </ 2015 TA </ 2015 TA </ 2015 TA </ 2015 TA







查询PIC16F1946供应商

30.1 DC Characteristics: PIC16F/LF1946/47-I/E (Industrial, Extended)

				andard Operating Conditions (unless otherwise stated) berating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
PIC16F1946/47			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
D001	Vdd	Supply Voltage								
		PIC16LF1946/47	1.8 2.5	_	3.6 3.6	v <	Fosc ≥ 16 MHz: Tosc ≤ 32 MHz (NOTE 2)			
D001		PIC16F1946/47	1.8 2.5	_	5.5 5.5	X	kosc∠ 16 MHz: Fosc ≤ 32 MHz (NOTE 2)			
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾				\sum				
		PIC16LF1946/47	1.5	_		\sim	Device in Sleep mode			
D002*		PIC16F1946/47	1.7	-/		\searrow	Device in Sleep mode			
	VPOR*	Power-on Reset Release Voltage		1.6	(-)	V				
	VPORR*	Power-on Reset Rearm Voltage								
		PIC16LF1946/47	_<	0,8	—	V	Device in Sleep mode			
		PIC16F1946/47	<i>£</i>	X,X	_	V	Device in Sleep mode			
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy			6 6 6	%				
		\land	-7		6		2.048V, VDD ≥ 2.5V, 125°C			
			-7 -8	_	6 6		4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C			
D003A	VCDAFVR	Fixed Voltage Reference Voltage	-0		7	%	$1.024V, VDD \ge 1.8V, 85^{\circ}C$			
		for Comparator and DAC, Initial	-11	—	7		$1.024V, VDD \ge 1.8V, 125^{\circ}C$			
		Accuracy	-11	—	7		$2.048V, VDD \ge 2.5V, 85^{\circ}C$			
			-11 -11		7 7		2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C			
			-11	_	7		4.096V, VDD ≥ 4.75V, 125°C			
D003B	VLCDFVR	Fixed Voltage Reference Voltage for LGD Blas, Initial Accuracy	-11 -11	_	10 10	%	3.072V, VDD \geq 3.6V, 85°C 3.072V, VDD \geq 3.6V, 125°C			
D004*	Svdd	Vop Rise Rate to ensure internal Power on Reset signal	0.05	—	-	V/ms	See Section 6.1 "Power-on Reset (POR)" for details.			


* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

Stop proper operation, the minimum value of the ADC positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pin as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or greater.



查询PIC16F1946供应商

PIC16LF	1946/47	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended								
PIC16F1	946/47		d Operati g tempera	iture -	40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended				
Param	Device	Min.	Тур†	Max.	Units		Conditions			
No.	Characteristics		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	maxi	enne	VDD	Note			
Supply Current (IDD) ^(1, 2)										
D009	LDO Regulator		350	—	μA		HS, EC OR INTOSCIO (8-16 MHz) Clock reportes with all VCAP pins disabled			
		—	50	—	μA	/	All VCAP pins disabled			
		—	30	—	μA	$ \prec $	VCAP enabled on RF0			
			5	—	μ Α		LR Clock mode and Sleep (requires FVR and BOR to be disabled)			
D010			5.0	11	μA>	1.8	Fosc = 32 kHz			
		—	6.0	13	$\langle \mu A \rangle$	3.0	LP Oscillator mode (Note 4) , -40°C ≤ TA ≤ +85°C			
D010			24	38	Ay	1.8	Fosc = 32 kHz			
		_	30	43	μÂ	3.0	LP Oscillator mode (Note 4, 5), -40°C \leq TA \leq +85°C			
		—	32	48	μΑ	5.0				
D010A		—	7.0	\rightarrow	μA	1.8	Fosc = 32 kHz			
		—	\$.0	\sim	μA	3.0	LP Oscillator mode (Note 4) -40°C ≤ TA ≤ +125°C			
D010A		7	7 24	/ –	μA	1.8	Fosc = 32 kHz			
		+(J30 ~	—	μA	3.0	LP Oscillator mode (Note 4, 5) $-40^{\circ}C \le TA \le +125^{\circ}C$			
	<	\sum	32	—	μA	5.0				
D011		\rightarrow	60	95	μA	1.8	Fosc = 1 MHz			
		\sum	120	180	μA	3.0	XT Oscillator mode			
D011		~ <u>~</u>	95	130	μA	1.8	Fosc = 1 MHz			
	—	170	200	μA	3.0	XT Oscillator mode (Note 5)				
		—	190	270	μA	5.0				
D012	\sim		160	240	μA	1.8	Fosc = 4 MHz XT Oscillator mode			
			300	430	μA	3.0				
D012	\sim	—	200	290	μA	1.8	Fosc = 4 MHz XT Oscillator mode (Note 5)			
$\langle \rangle$		_	300	480	μA	3.0				

Note 1? The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

- 4: FVR and BOR are disabled.
- 5: 0.1 μ F capacitor on VCAP (RF0).
- 6: 8 MHz crystal oscillator with 4x PLL enabled.

查询PIC16F1946供应商

30.2 DC Characteristics: PIC16F/LF1946/47-I/E (Industrial, Extended) (Continued)

PIC16LF	1946/47							
PIC16F1	946/47		Standard Operating	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended				
Param	Device	Min.	Typt	Max.	Units		Conditions	
No.	Characteristics	WIIII.	Тур†	WIAX.	Units	Vdd	Note	
	Supply Current (IDD) ^{(1,}	2)						
D013		_	15	31	μA	1.8	Fosc = 500 kHz	
		—	30	50	μA	3.0	EC Oscillator Low-Power mode	
D013			30	60	μA	1.8	Fosc = 500 kHz	
		_	45	85	μA	3.0	EC Oscillator Low-Power mode (Note 5)	
		—	50	90	μA	5.0	$\wedge \sqrt{2}$	
D014			140	210	μA	1.8	FOSC=4 MHZ	
		—	270	380	μA	3.0 <	EC Oscillator mode Medium Power mode	
D014		_	160	240	μA	1.8	Fosc ≠ 4 MHz	
			270	400	μA	3.0	EC Oscillator mode (Note 5) Medium Power mode	
		—	320	480	μΑ	5.0	>	
D015		_	2.0	3.0	mA (3. 0	Fosc = 32 MHz	
			2.3	3.7	mA	3.6	EC Oscillator High-Power mode	
D015			2.0	3.0 <	< mA	3.0	Fosc = 32 MHz	
		—	2.2	3.7	MA	5.0	EC Oscillator High-Power mode (Note 5)	
D016			3	(E	μÀ	1.8	Fosc = 32 kHz LFINTOSC mode. 85°C	
			5 <	\mathbb{N}	μA	3.0	, ,	
D016			22	<u>34</u>	μA	1.8	Fosc = 32 kHz	
		-/	25	41	μA	3.0	LFINTOSC mode, 85°C (Note 5)	
			26//	44	μA	5.0		

Note 1: The test conditions for all the measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula $R = \sqrt{20}/2REXT$ (mA) with REXT in k Ω .

- 4: FVR and BOR are disabled.
- 5: $0.1 \,\mu\text{F}$ capacitor on VCAP (RF0).
- 6: 8 MHz crystal oscillator with 4x PLL enabled.

查询PIC16F1946供应商

30.2 DC Characteristics: PIC16F/LF1946/47-I/E (Industrial, Extended) (Continued)

PIC16LF1946/47							ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended	
PIC16F19	946/47	-				ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended		
Param No.	Device Characteristics	Min.	Тур†	Max.	Units	Conditions VDD Note		
	Supply Current (IDD) ^{(1,}	2)				100		
D017		_	100	140	μA	1.8	Fosc = 500 kHz	
		_	120	170	μA	3.0	MFINTOSC mode	
D017			110	160	μA	1.8	Fosc = 500 kHz	
			120	190	μA	3.0	MFINTOSC mode (Note 5)	
			160	240	μA	5.0	$ \langle \nabla \rangle $	
D018		—	0.5	0.8	mA	1.8	Fosc = 8 MHz	
		—	0.8	1.2	mA	3.0	HFINTOSC mode	
D018		—	0.5	0.8	mA	1.8	EOSC = 8 MHZ	
			0.8	1.2	mA	3.0	HFINTOSC mode (Note 5)	
		—	0.9	1.3	mA	5.0		
D019		_	0.8	1.1	mA	1.8	Fose = 16 MHz	
		—	1.2	1.8	mA	(3.0)	HFINTOSC mode	
D019			0.8	1.2	m/A/	1.8	Fosc = 16 MHz	
			1.2	1.8	$\sim Ma^{\sim}$	3.0	HFINTOSC mode (Note 5)	
			1.4	2.0	/mA/	> 5.0		
D020			150	220	(AIF	1.8	Fosc = 4 MHz EXTRC mode (Note 3, Note 5)	
		—	270	380	A	3.0		
D020			170	250	μΑ	1.8	Fosc = 4 MHz	
			290	> 420	μA	3.0	EXTRC mode (Note 3, Note 5)	
Dec.		-	320	500	μA	5.0	5 00 M/H	
D021		-((~ 2.1	/ 3.1	mA	3.0	Fosc = 32 MHz HS Oscillator mode (Note 6)	
		$\wedge \overline{/}$	2.3	3.7	mA	3.6	. ,	
D021	~	L	2.1	3.2	mA	3.0	Fosc = 32 MHz HS Oscillator mode (Note 5, Note 6)	
			2.2	3.4	mA	5.0		

Note 1: The test conditions for all lop measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pigs tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the tormula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 pE capacitor on VCAP (RF0).

6. 8-MPIz crystal oscillator with 4x PLL enabled.

查询PIC16F1946供应商

30.3 DC Characteristics: PIC16F/LF1946/47-I/E (Power-Down)

PIC16LF1	946/47				•								
PIC16F19	46/47			r d Opera t ng temper		-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial i°C for externded					
Param No.	Device Characteristics	Min.	Тур†	Max. +85°C	Max. +125℃	Units	Vdd	Conditions					
	Power-down Base Current	(IPD) ⁽²⁾					$ \land $						
D023		_	0.06	0.7	_	μA	_ 1.8	WDT BOR, FVR, and T1OSC					
		_	0.08	1.0	_	μA	8.0	disabled, all Peripherals Inactive					
D023		_	15	27		μA	1.8	WDT, BOR, FVR, and T1OSC					
		_	18	30	—	(µA/	3.0	disabled, all Peripherals Inactive					
			19	35		-µA	5.0						
D024		_	0.5	1.5	- + (μA	1.8	LPWDT Current (Note 1)					
		—	0.8	2.1	$\land \neg \land \land$	Just	3.0						
D024		_	16	28 <	$\langle \rangle$	μA	1.8	LPWDT Current (Note 1)					
			19	31	$\overline{\lambda}$	μA	3.0	•					
Daas			20	36	\rightarrow	μA	5.0	EV/D summer t					
D025			8.5 8.5	20	~ _	μΑ μΑ	1.8 3.0	FVR current					
D025		_	→ 32	45		μΑ	1.8	FVR current (Note 4)					
2020			/39	50		μΑ	3.0						
			< 7ø /	90	_	μA	5.0						
D026	(7-	7.5	13	_	μA	3.0	BOR Current (Note 1)					
D026			25	35	—	μA	3.0	BOR Current (Note 1, Note 4)					
			30	40		μA	5.0						
D027		$\geq -$	0.6	4.5	—	μA	1.8	T1OSC Current (Note 1)					
		_	1.8	9	_	μA	3.0						
D027			16	30	—	μA	1.8	T1OSC Current (Note 1)					
		_	21	35	—	μA	3.0						
		—	25	45	—	μA	5.0						

These parameters are characterized but not tested.

Oata Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

λ; The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

Note

4: 0.1 μF capacitor on VCAP (RF0).

查询PIC16F1946供应商

30.3 DC Characteristics: PIC16F/LF1946/47-I/E (Power-Down) (Continued)

PIC16LF1	946/47			rd Operating temper	•	-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial °C for extended				
PIC16F19	46/47	1		r d Opera t ng temper		-40°C ≤	unless otherwise stated) ≤ TA ≤ +85°C for industrial ≤ TA ≤ +125°C for extended					
Param	Device Characteristics	Min.	Тур†	Max.	Max.	Units		Conditions				
No.	Device onarabienstios		^{Typ†} +85°0		+125°C	Onito	VDD	Note				
	Power-down Base Current	(IPD) ⁽²⁾										
D028		—	0.1	0.7	—	μA	1.8	AD Current (Note 1, Note 3), no				
		—	0.1	1.0	_	μA	3.0	conversion in progress				
D028		—	16	28	_	μA	(48)	AD Current (Note 1, Note 3), no				
		—	21	31	—	μA	3.0	conversion in progress				
		—	25	36	_	<ua <="" td=""><td>5.0</td><td></td></ua>	5.0					
D029		—	250	—		-uA	1.8	A/D Current (Note 1, Note 3),				
		—	250	_	-40	γų A	3.0	conversion in progress				
D029		—	280	—	$\searrow \neg \land \land$	hA	1.8	A/D Current (Note 1, Note 3,				
		—	280	- <	$\langle A \rangle$	μA	3.0	Note 4), conversion in progress				
		—	280	\wedge	K (<	μA	5.0					
D030		—	1	$\sim \sim$	\bigvee	μA	3.0	LCD Bias Ladder, Low-power				
		—	10	$\langle F \rangle$	\sim –	μA	3.0	LCD Bias Ladder, Medium-power				
		—	100	\searrow	_	μA	3.0	LCD Bias Ladder, High-power				
D030		/	^{1.7}	\searrow	_	μA	5.0	LCD Bias Ladder, Low-power				
			/ 37		_	μA	5.0	LCD Bias Ladder, Medium-power				
			<170/	_	_	μA	5.0	LCD Bias Ladder, High-power				
D030A	(6-0	8	—	—	μA	1.8	Comparator, Low Power mode				
			9	_	—	μA	3.0					
D030A			24	—	—	μA	1.8	Comparator, Low Power mode				
		$\geq -$	27	—	—	μA	3.0					
		—	28	—	—	μA	5.0					
D030B			28	44	—	μA	1.8	Comparator, High Power mode				
		—	30	46	—	μA	3.0					
D030B		_	45	69	—	μA	1.8	Comparator, High Power mode				
	\sim	_	48	71	—	μA	3.0					
<	$(\langle \rangle)$	_	49	73	—	μA	5.0					
D031		_	2	5	—	μA	1.8	Cap Sense, Low Power mode,				
10		_	3	7	—	μA	3.0	CPSRM = 0				
D031		_	17	35	—	μA	1.8	Cap Sense, Low Power mode,				
\vee		_	21	40	_	μA	3.0	CPSRM = 0				
		—	22	45	_	μA	5.0					

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

- **3:** A/D oscillator source is FRC.
- 4: 0.1 μF capacitor on VCAP (RF0).

*

查询PIC16F1946供应商

30.3 DC Characteristics: PIC16F/LF1946/47-I/E (Power-Down) (Continued)

PIC16LF1	946/47			rd Operating temper		-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial °C for extended		
PIC16F19	46/47			rd Operating temper		ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended				
Param	Device Characteristics	Min.	Тур†	Max.	Max.	Units		Conditions		
No.				+85°C	+125°C	00	Vdd	Note		
50011	Power-down Base Current	(IPD) ⁽²⁾								
D031A		_	80	—	—	μA	1.8	Cap Sense, Low Power mode,		
		—	90	—	—	μA	3.0	CPSRM = 1, includes FVR and DAC current		
D031A		—	110	—	—	μA	1.8	Cap Sense, Low Power mode,		
		—	120	—	—	/uA/) 3.0	CPSRM = 1, includes FVR and DAC current		
		—	130	—	-) AA <	5.0			
D031B		_	4	10	-1	/ Au	> 1.8	Cap Sense, Medium Power mode,		
		_	6	12	$\overline{+}$	jìA	3.0	CPSRM = 0		
D031B		_	23	40	$\angle \neg $	μA	1.8	Cap Sense, Medium Power mode,		
		—	27	45	\searrow	μA	3.0	CPSRM = 0		
		—	30	50	\searrow	μA	5.0			
D031C		—	90	$\langle \in \rangle$	>-	μA	1.8	Cap Sense, Medium Power mode, CPSRM = 1, includes FVR and		
		_	120	$\langle \not \rangle$	—	μA	3.0	DAC current		
D031C		— /	∕>120	\searrow	—	μA	1.8	Cap Sense, Medium Power mode,		
		-{<	140		_	μA	3.0	CPSRM = 1, includes FVR and \mathbf{D}		
			(150/	_	_	μA	5.0	DAC current		
D031D		$\left(- \right)$	12	25	_	μA	1.8	Cap Sense, High Power mode,		
			31	52	_	μA	3.0	CPSRM = 0		
D031D			33	50	_	μA	1.8	Cap Sense, High Power mode,		
		\geq –	52	80	_	μA	3.0	CPSRM = 0		
	$ \land \lor $	_	62	90	_	μA	5.0			
D031E		_	120	—	—	μA	1.8	Cap Sense, High Power mode,		
			160	—	_	μA	3.0	CPSRM = 1, includes FVR and DAC current		
D031E			150	_	_	μA	1.8	Cap Sense, High Power mode,		
1			180	—	_	μA	3.0	CPSRM = 1, includes FVR and DAC current		
	\times	_	190	—	_	μA	5.0	DAG current		

These parameters are characterized but not tested.

Abara in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note ↑ The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

4: 0.1 μF capacitor on VCAP (RF0).

查询PIC16F1946供应商

30.4 DC Characteristics: PIC16F/LF1946/47-I/E

	DC C	HARACTERISTICS		mperature	$-40^{\circ}C \le TA$	≤ +85°C	otherwise stated) for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					\sim
D032		with TTL buffer	—	—	0.8	V	4.5V ≤ VDD ≤ 5.5V
D032A					0.15 Vdd	V	1.8V< VDD \$ 4.5V
D033		with Schmitt Trigger buffer		_	0.2 VDD	٧٨	2.0V ≤ VDD ≤ 5.5V
		with I ² C [™] levels			0.3 VDD	ŃN	$\langle \rangle \rangle$
		with SMBus levels		_	0.8	N	2.7V ≤ VDD ≤ 5.5V
D034		MCLR, OSC1 (RC mode) ⁽¹⁾		_	0.2 Vpp	VV.	\searrow
D034A		OSC1 (HS mode)	_	_	0.3⁄VøD)	$\sum v \bigtriangledown$	>
	Vih	Input High Voltage					
		I/O ports:		($ \longrightarrow $	\rangle	
D040		with TTL buffer	2.0	_ (($\left[\right]$	V	$4.5V \leq V\text{DD} \leq 5.5V$
D040A			0.25 VDD + 0.8		Y	V	$1.8V \leq V\text{DD} \leq 4.5V$
D041		with Schmitt Trigger buffer	0.8 VDD	\mathbf{X}	_	V	$2.0V \leq V\text{DD} \leq 5.5V$
		with I ² C™ levels	0.7 VDD	$\langle - \rangle$	_	V	
		with SMBus levels	2.1	\rightarrow	_	V	$2.7V \le VDD \le 5.5V$
D042		MCLR	0.8 VQD	-	_	V	
D043A		OSC1 (HS mode)	0.7 VDD	 ✓ 	_	V	
D043B		OSC1 (RC mode)	_0.9 VDD	_	_	V	(Note 1)
	lı∟	Input Leakage Current ⁽²⁾	$\overline{/ \wedge}$				
D060		I/O ports	/-	± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high- impedance @ 85°C
				± 5	± 1000	nA	125°C
D061		MCLR ⁽³⁾	—	± 50	± 200	nA	$Vss \le V \text{PIN} \le V \text{DD} \ \textcircled{0} \ 85^\circ C$
	IPUR	Weak Pulkup Current					
D070*			25	100	200		VDD = 3.3V, VPIN = VSS
			25	140	300	μA	VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage ⁽⁴⁾			-		
D080	~	I/Oports					IOL = 8mA, VDD = 5V
			—	—	0.6	V	IOL = 6mA, VDD = 3.3V
	XIQH	Output High Voltage ⁽⁴⁾					IOL = 1.8mA, VDD = 1.8V
	VUH)	I/O ports			[Іон = 3.5mA, Vdd = 5V
D090	$ \searrow$	1 vO ports	Vdd - 0.7			v	IOH = 3.5 mA, VDD = 5V IOH = 3mA. VDD = 3.3V
1	\sim		VUU - U.I	_		v	10H = 3MA, VDD = 3.3V 10H = 1mA, VDD = 1.8V

Legend: TBD = To Be Determined

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

查询PIC16F1946供应商

30.4 DC Characteristics: PIC16F/LF1946/47-I/E (Continued)

			01	· · · · · · · · · · · ·			ath a made a state d			
	DC CI	HARACTERISTICS		$\begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} \right) \label{eq:cond}$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
		Capacitive Loading Specs or	apacitive Loading Specs on Output Pins							
D101*	COSC2	OSC2 pin	_		15	pF	In XT, HS and LR modes when			
							external slock is used to drive			
							OSC1			
D101A*	Cio	All I/O pins	—	—	50	pF				
		VCAP Capacitor Charging				\sim				
D102		Charging current	—	200	_	μÁ				
D102A		Source/sink capability when		0.0	_	RA				
		charging complete				\mathbb{N}	\triangleright			
Legend:	TBD =	To Be Determined			$/ \cap$	$) \sim$	\rangle			

* These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

查询PIC16F1946供应商

30.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard C Operating te				ess otherwise stated
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					$\langle \langle \rangle$
D110	Vінн	Voltage on MCLR/VPP/RE3 pin	8.0	—	9.0	V⁄,	(Note 3, Note 4)
D111	IDDP	Supply Current during Programming	—	—	10 〈	mA	
D112		VDD for Bulk Erase	2.7	Ι	Vpro max.		
D113	VPEW	VDD for Write or Row Erase	VDD min.		MDD max.	∕v Z	
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	—		1.0	mA	
D115	IDDPGM	Current on VDD during Erase/Write	- /	$, \bigcirc$	5.0	mA	
		Data EEPROM Memory		$\langle \rangle$			
D116	ED	Byte Endurance	1 00K	$\leq -$	—	E/W	-40°C to +85°C
D117	Vdrw	VDD for Read/Write	HOD MIN.	~_	VDD max.	V	
D118	TDEW	Erase/Write Cycle Time	$\langle \rangle \rightarrow$	4.0	5.0	ms	
D119	TRETD	Characteristic Retention	20	_	_	Year	-40°C to +55°C Provided no other specifications are violated
D120	Tref	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M		E/W	-40°C to +85°C
		Program Flash Memory					
D121	Eр		10K	_		E/W	-40°C to +85°C (Note 1)
D122	Vpr	VDD for Read	VDD min.	—	VDD max.	V	
D123	Tiw	Self-timed Write Cycle Time		2	2.5	ms	
D124	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

P: Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3; Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

查询PIC16F1946供应商 **30.6 Thermal Considerations**

	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Тур.	Units	Conditions						
TH01	θJA	Thermal Resistance Junction to Ambient	48.3	°C/W	64-pin TQFP packaĝe						
			28	°C/W	64-pin QFN package						
TH02	θJC	Thermal Resistance Junction to Case	26.1	°C/W	64-pin TQFP package						
			0.24	°C/W	64-pin QFN package						
TH03	Тјмах	Maximum Junction Temperature	150	°C							
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O						
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = 100 x VDD(1)						
TH06	Pi/o	I/O Power Dissipation		- W <	$R_{V} = \Sigma (HOL * VOL) + \Sigma (IOH * (VDD - VOH))$						
TH07	Pder	Derated Power		W	PQER ≥ PDMAX (TJ - TA)/θJA ⁽²⁾						


Note 1: IDD is current to run the chip alone without driving any load on the output/pins

2: TA = Ambient Temperature

3: T_J = Junction Temperature

 $\ensuremath{\textcircled{}^{\odot}}$ 2010 Microchip Technology Inc.

查询PIC16F1946供应商



查询PIC16F1946供应商

30.8 AC Characteristics: PIC16F/LF1946/47-I/E




TABLE 30-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

	l Operatiı g tempera	ture $-40^{\circ}C \le TA \le +125^{\circ}C$	stated)	\square	$\langle \bigcirc$		
Param No.	Sym.	Characteristic	Min. 〈	Typt	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	, PC /	\searrow	0.5	MHz	EC Oscillator mode (low)
			DC)	\rightarrow	4	MHz	EC Oscillator mode (medium)
		\land	DC	> —	32	MHz	EC Oscillator mode (high)
		Oscillator Frequency ⁽¹⁾	$\rightarrow -$	32.768	_	kHz	LP Oscillator mode
			/0.1	—	4	MHz	XT Oscillator mode
			1	—	4	MHz	HS Oscillator mode, VDD $\leq 2.7V$
			1	—	20	MHz	HS Oscillator mode, VDD > 2.7V
			DC	—	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period ⁽¹⁾	27	_	∞	μS	LP Oscillator mode
			250	—	∞	ns	XT Oscillator mode
		$\langle \cdot \rangle$	50	—	∞	ns	HS Oscillator mode
		$\land \lor \checkmark \checkmark$	31.25	—	∞	ns	EC Oscillator mode
		Oscillator Reriod ⁽¹⁾	_	30.5	_	μS	LP Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
	$\langle \langle \rangle$		250	—	—	ns	RC Oscillator mode
OS03	TCX	Instruction Cycle Time ⁽¹⁾	200	Тсү	DC	ns	Tcy = 4/Fosc
OS04*	TosH,	External CLKIN High,	2	—	—	μS	LP oscillator
	Tøsl.>	External CLKIN Low	100	—	—	ns	XT oscillator
\setminus	5		20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	—	∞	ns	LP oscillator
	TosF	External CLKIN Fall	0	—	∞	ns	XT oscillator
			0	—	∞	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

查询PIC16F1946供应商

TABLE 30-2: OSCILLATOR PARAMETERS

Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC	±2%	l	16.0		MHz	$0^{\circ}C \leq T_{A} \leq +60^{\circ}C, V_{DD} \geq 2.5V$
		Frequency ⁽²⁾	±3%		16.0		MHz	60° $A \leq +85^{\circ}$ C , $VDD \geq 2.5$
			±5%	_	16.0	_	MHz	-40°C ≤ TA ≤ +125°C
OS08A	MFosc	Internal Calibrated MFINTOSC	±2%	_	500	_	kHz_	$0^{\circ}C \le T_{A} \le +60^{\circ}C$, VDD $\ge 2.5V$
		Frequency ⁽²⁾	±3%		500		kHx ۲	$60^{\circ}C \leq TA \leq +85^{\circ}C, VDD \geq 2.5V$
			±5%	_	500	- /	^kHz∖	-40°C ≤ TA ≤ +125°C
OS09	LFosc	Internal LFINTOSC Frequency	_	_	31	$\overline{\nabla}$	KHZ	\d0°C ≤ TA ≤ +125°C
OS10*	TIOSC ST	HFINTOSC	_		5	18	μs	>
		Wake-up from Sleep Start-up Time MFINTOSC Wake-up from Sleep Start-up Time	_	—	20	30	μs	

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time time time time time to clock) for all devices.
 - 2: To ensure these oscillator frequency tolerances, VDe and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.
 - 3: By design.

TABLE 30-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16		32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—		2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	-	+0.25%	%	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



查询PIC16F1946供应商

TABLE 30-4: CLKOUT AND I/O TIMING PARAMETERS


		g Conditions (unless otherwise stated) ure -40°C \leq TA \leq +125°C		_			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	_	_	70	RS	VDD-= 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	_	_	72 /	ns	VpD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns	\sim
OS14	TioV2ckH	Port input valid before CLKOUT ⁽¹⁾	Tosc + 200 ns		$\overline{\mathbf{r}}$	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid		50	70*	Śns	VDD = 3.3-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50		17	ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	\sum	$\rightarrow -$	ns	
OS18	TioR	Port output rise time	-	40 > 15	72 32	ns	VDD = 1.8V VDD = 3.3-5.0V
OS19	TioF	Port output fall time		28 15	55 30	ns	VDD = 1.8V VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25	_		ns	
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns	


These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. t

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

RESET, WATCHOOD TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **FIGURE 30-8:** TIMER TIMING





查询PIC16F1946供应商


TABLE 30-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

	•	ting Conditions (unless otherwise s erature -40°C \leq TA \leq +125°C	tated)				
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 5	_	_	μS μS	VDD = 33-5V, 40°C to +85°C VDD = 3,3-5V
31	TWDTLP	Watchdog Timer Time-out Period	10	16	27	ms	$V_{DD} = 3.3V-5V,$ 1\16 Prescaler used
32	Tost	Oscillator Start-up Timer Period ^{(1), (2)}	_	1024	—	Tosç	(Note 3)
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	—	2.0	Ju s	
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1,9	2.73	$\overline{\mathbf{v}}$	BORV=2.5V BORV=1.9V
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	\sim		40	μS	$VDD \leq VBOR$

These parameters are characterized but not tested.

- + Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: By design.
 - 3: Period of the slower clock.
 - **4:** To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 30-10: 🔿 TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



查询PIC16F1946供应商 TABLE 30-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	d Operating (•	nless otherwise ≤ +125°C				-		
Param No.	Sym.		Characteristic	Characteristic		Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	Ise Width No Prescaler		—	_	ns	
				With Prescaler	10	_	—	ns	
41*	T⊤0L	T0CKI Low P	ulse Width	No Prescaler	0.5 Tcy + 20	_		ńs	$\langle \rangle$
				With Prescaler	10		$-\langle$	ns	
42*	TT0P	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	-		ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, N	lo Prescaler	0.5 Tcy + 20	$\overline{}$	$V \neq V$	ns	
		Time	Synchronous, with Prescaler		15	A	\sum	ns	
			Asynchronous		30 //		$\rightarrow -$	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	lo Prescaler	0.5 Tcy + 20	$\langle - \rangle$		ns	
		Time	Synchronous, w	ith Prescaler	15	\succ		ns	
			Asynchronous		((30))	_		ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	~//	60	_	_	ns	
48	FT1		ator Input Freque		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	ge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 30-7. CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Param o o o o o o o o o o o o o o o o o o o												
No.	Sym.	Characteri	stic	Min.	Тур†	Max.	Units	Conditions				
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_		ns					
			With Prescaler	20	_		ns					
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	—	ns					
			With Prescaler	20	_		ns					
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N		—	ns	N = prescale value (1, 4 or 16)				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

查询PIC16F1946供应商

TABLE 30-8: PIC16F/LF1946/47 A/D CONVERTER (ADC) CHARACTERISTICS:

	•	perature $TA = 25^{\circ}C$	oc oluli	,			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	10	bit	
AD02	EIL	Integral Error	—	—	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—		±1		No missing codes VREF = 3.0V
AD04	EOFF	Offset Error		—	±2	LSb	VREF = 3.0V
AD05	Egn	Gain Error		_	±1.5	LSb	VREF = 3,QV
AD06	VREF	Reference Voltage ⁽³⁾	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-) (Note 5)
AD07	VAIN	Full-Scale Range	Vss	—	VREF	V	$\langle \mathcal{D} \rangle$
AD08	ZAIN	Recommended Impedance of Analog Voltage Source			10		Can go higher if external 0.01µF capacitor is present or input pin.

* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

5: FVR voltage selected must be 2.048V or 4.096V.

TABLE 30-9: PIC16F/LF1946/47 A/D_CONVERSION REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)

Operatin	g tempe	rature -40°C ≤ TA ≤ +125℃	$/ \wedge$				
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130*	TAD	A/D Clock Period	1.0	—	9.0	μS	Tosc-based
		A/D Internal RC Oscillator Period	1.0	1.6	6.0	μS	ADCS<1:0> = 11 (ADRC mode)
AD131	TCNV	Conversion Time (not including Acquisition Time)	—	11		Tad	Set GO/DONE bit to conversion complete
AD132*	TACQ	Acquisition Time	—	5.0		μS	


These parameters are characterized but not tested.

Data in "Typ" solumn is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.







© 2010 Microchip Technology Inc.

查询PIC16F1946供应商

TABLE 30-10: COMPARATOR SPECIFICATIONS

Operating	Conditions	:: 1.8V < Vdd < 5.5V, -40°C < Ta <	+125°C (ur	nless othe	erwise state	d).	
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage ⁽³⁾	—	±7.5	±60	mV	(\bigcirc)
CM02	VICM	Input Common Mode Voltage	0	—	Vdd	X	
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	(dB)	\searrow
CM04	TRESP	Response Time	—	150	400 🦯	ns	(Note 1)
CM04A		Response Time Rising Edge	—	400	800)ns>	High Power mode (Note 1)
CM04B	Torop	Response Time Falling Edge	—	200	400	∕∕ns	High Power mode (Note 1)
CM04C	- Tresp	Response Time Rising Edge	—	1200		ns	Low Power mode (Note 1)
CM04D		Response Time Falling Edge	-((550	> -	ns	Low Power mode (Note 1)
CM05	Тмс2оv	Comparator Mode Change to Output Valid*		Y	10	μS	
CM06	CHYSTER	Comparator Hysteresis	$\langle \langle \langle \rangle \rangle$	45	_	mV	(Note 2)

* These parameters are characterized but pot tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: Comparator Hysteresis is available when the CxHYS bit of the CMxCON0 register is enabled.

3: High power only.

TABLE 30-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS


Operating	Operating Conditions: 2.5V < VDQ < 5.5V, -40°C < TA < +85°C (unless otherwise stated).											
Param No.	Sym.	Gharacteristics	Min.	Тур.	Max.	Units	Comments					
DAC01*	CLSB	Step Size	—	VDD/32		V						
DAC02*	CACC	Absolute Accuracy	_	—	± 1/2	LSb						
DAC03*	CR	Unit Resistor Value (R)	_	5K		Ω						
DAC04*	CST	Settling Time ⁽¹⁾	_	—	10	μS						

* (These parameters are characterized but not tested.

Legend: TBD = To Be Determined

Note A: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

FIGURE 30-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



查询PIC16F1946供应商 TABLE 30-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	d Operating ng Temperati	g Conditions (unless otherwise stature $-40^{\circ}C \le TA \le +125^{\circ}C$	ted)				$\langle \rangle$
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns	
		Clock high to data-out valid	1.8-5.5V		100 🦯	<pre>ns</pre>	\geq
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V		45	ns	
		(Master mode)	1.8-5.5V		50	ņš	
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	- /	45	ns	
			1.8-5.5V		50	ns	

USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING FIGURE 30-15:




TABLE 30-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ + 125°C										
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-bold before CK ↓ (DT hold time)	10	_	ns					
US126	TCKL2DTL	Pata-fold after CK $↓$ (DT hold time)	15	—	ns					

查询PIC16F1946供应商

FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







FIGURE 30-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)










查询PIC16F1946供应商 TABLE 30-14: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	\overline{SS} ↓ to SCK↓ or SCK↑ input		Тсү		—	ns)
SP71*	TscH	SCK input high time (Slave mode	Tcy + 20	—	$\overline{}$	nş	\mathcal{D}	
SP72*	TscL	SCK input low time (Slave mode)	Tcy + 20	_	Á	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	100	$ \rangle$		ns		
SP74*	TscH2diL, TscL2diL	Hold time of SDI data input to SO	d time of SDI data input to SCK edge			\int	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V		$\langle \eta \rangle$	25	ns	
			1.8-5.5V		25	50	ns	
SP76*	TDOF	SDO data output fall time	$\langle \varphi \rangle$	₇ 10	25	ns		
SP77*	TssH2doZ	SS↑ to SDO output high-impeda	nce	10		50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5))-	10	25	ns	
		(Master mode)	1.8-5.5	<u> </u>	25	50	ns	
SP79*	TscF	SCK output fall time (Master mo	de) <	_	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after	3.0-5.5V	_	_	50	ns	
	TscL2doV	SCK edge	1.8-5,5V	_	—	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK e	Тсу		_	ns		
SP82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$	_	_	50	ns		
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5TCY + 40		_	ns	

Data in "Typ" column is at 3.0V 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested


FIGURE 30-20: ²C[™] BUS START/STOP BITS TIMING




查询PIC16F1946供应商 TABLE 30-15: I²C^{III}BUS START/STOP BITS REQUIREMENTS

							_	\sim
Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	TSU:STA	Start condition	100 kHz mode	4700			ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	—		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first
		Hold time	400 kHz mode	600	_	—		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns	$\overline{\langle \cdot \rangle}$
		Setup time	400 kHz mode	600	_	—		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	_	nş	
		Hold time	400 kHz mode	600			\square	\searrow

* These parameters are characterized but not tested.





查询PIC16F1946供应商 TABLE 30-16: I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	_		
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μ s	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	$ \langle \rangle$	W.S	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy		\bigtriangledown	
SP102*	TR	SDA and SCL rise	100 kHz mode	- /	1000	ns	
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	(f)	250	ns	
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100		ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
SP111	Св	Bus capacitive loadir	ng	_	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C[™] bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.


查询PIC16F1946供应商 TABLE 30-17: CAP SENSE OSCILLATOR SPECIFICATIONS

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μA	
			Medium	-0.8	-1.5	-3	μA	(\bigcirc)
			Low	-0.1	-0.3	-0.4	μΑ	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μA	\land
			Medium	0.6	1.5	2.9	μΑ	$\langle \rangle$
			Low	0.1	0.25	0.6	μ Α \ [†]	$\nabla \gtrsim$
CS03	VCтн	Cap Threshold		_	0.8		(my)	
CS04	VCTL	Cap Threshold		—	0.4		Mm	
CS05	VCHYST	Cap Hysteresis (Vстн-VстL)	High Medium Low	350 250 175	525 375 300 <	725 500 425	mV mV 7mV	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





查询PIC16F1946供应商 NOTES:



Graphs and charts are not available at this time.

© 2010 Microchip Technology Inc.

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 32.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

32.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

查询PIC16F1946供应商

32.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

32.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

32.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

32.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

32.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

查询PIC16F1946供应商 32.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

32.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

32.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

32.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

查询PIC16F1946供应商 32.11 PICkit 2 Development

Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

32.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

32.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.


In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

查询PIC16F1946供应商 33.0 PACKAGING INFORMATION

33.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.					


* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

查询PIC16F1946供应商

33.2 Package Details

The following sections give the technical details of the packages.


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Limits	MIN	NOM	MAX	
Number of Pins	N	64			
Pitch	е	0.50 BSC			
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е	9.00 BSC			
Exposed Pad Width	E2	5.30	5.40	5.50	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	5.30	5.40	5.50	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

查询PIC16F1946供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

Original release (3/2010).

Revision B (9/2010)

Updated with current electrical specifications; Added Temperature Indicator Module section; other minor corrections.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This shows a comparison of features in the migration from the PIC16F917 device to the PIC16F1946 family of devices.

B.1 PIC16F946 to PIC16F1946

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F917	PIC16F1946
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	8K	8K
Max. SRAM (Bytes)	368	512
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Oscillator Modes	4	8
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>
Interrupt-on-change	RB<7:4>	RB<7:0>
Comparator	2	2
AUSART/EUSART	1/0	0/2
Extended WDT	Y	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	30 kHz - 8 MHz	31 kHz - 16 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/3
Enhanced PIC16 CPU	N	Y
MSSP/SSP	0/1	2/0
LCD	Y	Y

查询PIC16F1946供应商 NOTES:

查询PIC16F1946供应商 INDEX

Α

A/D
Specifications
Absolute Maximum Ratings (PIC16F/LF1946/47)
AC Characteristics
Industrial and Extended 405
Load Conditions
ACKSTAT
ACKSTAT Status Flag
ADC
Acquisition Requirements170
Associated registers172
Block Diagram160
Calculating Acquisition Time170
Channel Selection
Configuration161
Configuring Interrupt165
Conversion Clock161
Conversion Procedure165
Internal Sampling Switch (Rss) Impedance 170
Interrupts163
Operation164
Operation During Sleep164
Port Configuration161
Reference Voltage (VREF)161
Source Impedance170
Special Event Trigger164
Starting an A/D Conversion163
ADCON0 Register
ADCON1 Register
ADDFSR
ADDWFC
ADRESH Register
ADRESH Register (ADFM = 0)168
ADRESH Register (ADFM = 1)169
ADRESL Register (ADFM = 0)168
ADRESL Register (ADFM = 1) 169
Alternate Pin Function
Analog-to-Digital Converter. See ADC
ANSELA Register
ANSELE Register141
ANSELF Register
APFCON Register126
Assembler
MPASM Assembler
Automatic Context Saving
B

BAUDCON Register	
BF	
BF Status Flag	
Block Diagram	,
Capacitive Sensing	
Block Diagrams	
(CCP) Capture Mode Operation	
ADC	
ADC Transfer Function	
Analog Input Model	171, 182
CCP PWM	
Clock Source	
Comparator	
Compare	
Crystal Operation	64, 65

PIC16F/LF1946/47

Digital-to-Analog Converter (DAC) 174	ŧ
EUSART Receive	3
EUSART Transmit 297	7
External RC Mode 65	5
Fail-Safe Clock Monitor (FSCM) 73	3
Generic I/O Port 125	5
Interrupt Logic 87	7
LCD Bias Voltage Generation	3
LCD Clock Generation	2
On-Chip Reset Circuit)
Peripheral Interrupt Logic 88	3
PIC16F/LF1946/47 12, 20)
PWM (Enhanced) 222	2
Resonator Operation 64	1
Timer0 193	3
Timer1 197	7
Timer1 Gate 202, 203, 204	ŧ
Timer2/4/6 209	9
Voltage Reference 155	
Voltage Reference Output Buffer Example 174	1
BORCON Register 81	I
BRA)
Break Character (12-bit) Transmit and Receive 316	3
Brown-out Reset (BOR) 81	
Specifications 410	
Timing and Characteristics 409)

С

C Compilers		
MPLAB C18		426
CALL		381
CALLW		381
Capacitive Sensing		325
Associated registers w/ Capacitive Sensing		333
Specifications		
Capture Module. See Enhanced Capture/Compare/		
PWM(ECCP)		
Capture/Compare/PWM		213
Capture/Compare/PWM (CCP)		
Associated Registers w/ Capture		215
Associated Registers w/ Compare		217
Associated Registers w/ PWM		
Capture Mode		
CCPx Pin Configuration		
Compare Mode		
CCPx Pin Configuration		
Software Interrupt Mode		
Special Event Trigger		
Timer1 Mode Resource		
Prescaler	í	214
PWM Mode		
Duty Cycle		219
Effects of Reset		
Example PWM Frequencies and		
Resolutions, 20 MHZ		220
Example PWM Frequencies and		
Resolutions, 32 MHZ		220
Example PWM Frequencies and		
Resolutions, 8 MHz		220
Operation in Sleep Mode		
Resolution		
System Clock Frequency Changes		
PWM Operation		
PWM Overview		
		•

查询PIC16F1946供应商

PWM Period	219
PWM Setup	219
CCP1CON Register	38, 39
CCPR1H Register	38, 39
CCPR1L Register	38, 39
CCPTMRS0 Register	
CCPTMRS1 Register	
CCPxAS Register	
CCPxCON (ECCPx) Register	
Clock Accuracy with Asynchronous Operation	
Clock Sources	
External Modes	
EC	
HS	63
LP	63
OST	64
RC	65
XT	63
Internal Modes	
HFINTOSC	
Internal Oscillator Clock Switch Timing	
LFINTOSC	
MFINTOSC	
Clock Switching	
CMOUT Register	
CMxCON0 Register	
CMxCON1 Register	
Code Examples	
A/D Conversion	
Changing Between Capture Prescalers	
Initializing PORTA	127
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Initializing PORTF	
Initializing PORTG	
Write Verify	
Writing to Flash Program Memory	
Comparator	
Associated Registers	
Operation	177
Comparator Module	
Cx Output State Versus Input Conditions	179
Comparator Specifications	414
Comparators	
C2OUT as T1 Gate	
Compare Module. See Enhanced Capture/Compare	<u>-</u> /
PWM (ECCP)	
CONFIG1 Register	56
CONFIG2 Register	
6	
Core Registers	
CPSCON0 Register	
CPSCON1 Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

DACCON0 (Digital-to-Analog Converter Control 0)	
Register	176
DACCON1 (Digital-to-Analog Converter Control 1)	
Register	176
Data EEPROM Memory	111
Associated Registers	124
Code Protection	112

Reading	112
Writing	112
Data Memory	. 24, 27
DC and AC Characteristics	423
DC Characteristics	
Extended and Industrial (PIC16F/LF1946/47-I/E)	400
Industrial and Extended (PIC16F/LF1946/47)	392
Development Support	425
Device Configuration	55
Code Protection	59
Configuration Word	55
User ID	. 59, 60
Device Overview	11, 107
Digital-to-Analog Converter (DAC)	173
Associated Registers	176
Effects of a Reset	174
Specifications	414

Е

ECCP/CCP. See Enhanced Capture/Compare/PWM	
EEADR Registers	. 111
EEADRH Registers	
EEADRL Register	
EEADRL Registers	
EECON1 Register 111	
EECON2 Register	
EEDATH Register	
EEDATL Register	
EEPROM Data Memory	
Avoiding Spurious Write	. 112
Write Verify	
Effects of Reset	
PWM mode	
Electrical Specifications (PIC16F/LF1946/47)	. 389
Enhanced Capture/Compare/PWM (ECCP)	
Enhanced PWM Mode	. 222
Auto-Restart	. 231
Auto-shutdown	
Direction Change in Full-Bridge Output Mode.	
Full-Bridge Application	. 226
Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	. 225
Output Relationships (Active-High and	
Active-Low)	
Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	
Start-up Considerations	
Specifications	
Enhanced Mid-range CPU	19
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART)	
Errata	
EUSART	
Asynchronous Mode	
12-bit Break Transmit and Receive	
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Break	
Baud Rate Generator (BRG)	
Clock Accuracy	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	. 299

Baud Rate Generator (BRG)	
Associated Registers)
Auto Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
Formulas	
High Baud Rate Select (BRGH Bit))
Clock polarity	
Synchronous Mode	,
Data Polarity	
Asynchronous Receive	,
	•
Data polarity	
Asynchronous Transmit299	
Synchronous Mode	'
Interrupts	
Asynchronous Receive	3
Asynchronous Transmit	
Synchronous Master Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception)
Transmission	'
Synchronous Slave Mode	
Associated Registers, Receive	
-	
Reception	
Transmission 322	2
Extended Instruction Set	
ADDFSR	J
_	
F	
Fail-Safe Clock Monitor	2
Fail-Safe Condition Clearing	
Fail-Safe Detection73	
Fail-Safe Operation73	
Reset or Wake-up from Sleep73	3
Firmware Instructions	5
Fixed Voltage Reference (FVR)	
Associated Registers	\$
Flash Program Memory	
Erasing	
Modifying120	
Writing 116	3
FSR Register	
33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 46, 47	,
FVRCON (Fixed Voltage Reference Control) Register 156	
	ʻ
1 ² C Mada (MCCD:)	
I ² C Mode (MSSPx)	
Acknowledge Sequence Timing 282	-
Bus Collision	
During a Repeated Start Condition	,
During a Stop Condition	
Effects of a Reset	
l ² C Clock Rate w/BRG	
	'
Master Mode	
Operation274	
Reception280	
Start Condition Timing	'
Transmission	
Multi-Master Communication. Bus Collision and	
Arbitration	2
Multi-Master Mode	
Read/Write Bit Information (R/W Bit))
Slave Mode	
Transmission264	
118015000	ŀ.
Sleep Operation	

PIC16F/LF1946/47

Stop Condition Timing	
INDF Register	
33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 46, 47 Indirect Addressing	
Instruction Format	3
Instruction Set	5
ADDLW)
ADDWF)
ADDWFC)
ANDLW)
ANDWF)
BRA)
CALL	1
CALLW	1
LSLF	3
LSRF	3
MOVF	3
MOVIW	1
MOVLB	1
MOVWI	5
OPTION	5
RESET	5
SUBWFB	7
TRIS	3
BCF)
BSF)
BTFSC)
BTFSS)
CALL	1
CLRF	
CLRW	
CLRWDT	1
COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVLW	
MOVWF	
NOP	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
XORLW	
XORUV	
INTCON Register	
Internal Oscillator Block	,
INTOSC	
Specifications 400	3
Internal Sampling Switch (Rss) Impedance	י ר
Internal Sampling Switch (RSS) Impedance	
Interrupt-On-Change	
Associated Registers	
Interrupts	
ADC	
Associated registers w/ interrupts 102	-

查询PIC16F1946供应商

Configuration Word Associated w/ PORTF	145
Configuration Word w/ Clock Sources	77
Configuration Word w/ LDO	103
TMR1	
INTOSC Specifications	
IOCBF Register	152
IOCBN Register	
IOCBP Register	152
L	

LATA Register	128
LATB Register	131
LATC Register	134
LATD Register	137
LATE Register	141
LATF Register	144
LATG Register	147
LCD	
Associated Registers	368
Bias Voltage Generation	344
Clock Source Selection	342
Configuring the Module	367
Disabling the Module	367
Frame Frequency	350
Interrupts	363
LCDCON Register	335
LCDPS Register	335
Multiplex Types	350
Operation During Sleep	
Pixel Control	350
Prescaler	342
Segment Enables	350
Waveform Generation	352
LCDCON Register	337
LCDCST Register	340
LCDDATAx Registers	348
LCDPS Register	338
LP Bits	342
LCDREF Register	339
LCDRL Register	348
LCDSEn Registers	341
Liquid Crystal Display (LCD) Driver	335
Load Conditions	404
LSLF	
LSRF	383

Μ

Master Synchronous Serial Port. See MSSPx	
MCLR	82
Internal	82
Memory Organization	
Data24	, 27
Program	21
Microchip Internet Web Site	445
Migrating from other PIC Microcontroller Devices	435
MOVIW	384
MOVLB	384
MOVWI	385
MPLAB ASM30 Assembler, Linker, Librarian	426
MPLAB Integrated Development Environment Software	425
MPLAB PM3 Device Programmer	428
MPLAB REAL ICE In-Circuit Emulator System	427
MPLINK Object Linker/MPLIB Object Librarian	426
MSSPx	
I ² C Mode	254
I ² C Mode Operation	255

SPI Mode	246
SSPxBUF Register	
SSPxSR Register	249
0	
OPCODE Field Descriptions	
OPTION	
OPTION Register	195
OSCCON Register	
Oscillator	
Associated Registers	
Oscillator Module	
ECH	61
ECL	61
ECM	61
HS	
INTOSC	
LP	
RC	
XT	61
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	
Oscillator Switching	
Fail-Safe Clock Monitor	
Two-Speed Clock Start-up	
OSCSTAT Register	
OSCTUNE Register	
0	

Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Comp	oare/
PWM (ECCP)	
Packaging	429
Marking	429, 430
PDIP Details	430
PCL and PCLATH	20
PCL Register33, 34, 35, 36, 37, 38, 39, 40, 41, 42,	, 43, 44, 46,
47	
PCLATH Register33, 34, 35, 36, 37, 38, 39, 40, 41	, 42, 43, 44,
46, 47	
PCON Register	34, 85
PIE1 Register	34, 94
PIE2 Register	34, 95
PIE3 Register	34, 96
PIE4 Register	34
Pin Diagram	
PIC16F/LF1946/47, 64-pin TQFP/QFN	5
Pinout Descriptions	
PIC16F/LF1946/47	13
PIR1 Register	33, 98
PIR2 Register	33, 99
PIR3 Register	33, 100
PIR4 Register	33, 97, 101
PORTA	
ANSELA Register	127
Associated Registers	129
Configuration Word w/ PORTA	129
LATA Register	35
PORTA Register	33
Specifications	408
PORTA Register	128
PORTB	130
Associated Registers	132
Interrupt-on-Change	130
LATB Register	35

P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM+ (ECCP+)	130
Pin Functions and Output Priorities	130
PORTB Register	33
PORTB Register	131
PORTC	133
Associated Registers	135
LATC Register	
P1A.See Enhanced Capture/Compare/PWM+	
(ECCP+)	133
Pin Functions and Output Priorities	
PORTC Register	
Specifications	
PORTC Register	
PORTD	
Associated Registers	
LATD Register	
P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM+ (ECCP+)	
Pin Functions and Output Priorities	
PORTD Register	
PORTD Register	
PORTE	
ANSELE Register	139
Associated Registers	141
LATE Register	35
Pin Functions and Output Priorities	139
PORTE Register	33
PORTE Register	
PORTF	
ANSELF Register	
Associated Registers	
LATF Register	
Pin Functions and Output Priorities	
PORTF Register	
PORTF Register	
PORTG	
ANSELG Register	
Associated Registers	
LATG Register	
Pin Descriptions and Output Priorities	146
PORTG Register	-78
PORTG Register	147
Power-Down Mode (Sleep)	147 105
	147 105
Power-Down Mode (Sleep) Associated Registers Power-on Reset	147 105 106 80
Power-Down Mode (Sleep) Associated Registers	147 105 106 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset	147 105 106 80 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT)	147 105 106 80 80 410
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications	147 105 106 80 80 410 . 33, 41
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters	147 105 106 80 80 410 . 33, 41 406
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory	147 105 106 80 80 410 . 33, 41 406 21
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack	147 105 106 80 80 410 . 33, 41 406 21 27
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47)	147 105 106 80 80 410 . 33, 41 406 21 27 . 22, 27
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946)	147 105 106 80 410 .33,41 406 21 27 .22,27 22
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947)	147 105 106 80 410 .33,41 406 21 .22,27 22 22
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947)	147 105 106 80 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack PIC16F1947) Map and Stack PIC16F/LF1946/47)	147 105 106 80 80 410 .33,41 21 .22,27 22 22 22 21 82
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions	147 105 106 80 80 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register	147 105 106 80 80 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register PWM (ECCP Module)	147 105 106 80 80
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register PWM (ECCP Module) PWM Steering	147 105 106 80 80 80 410 .33,41 21 .22,27 .22,27 22 22 21 23 241
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register PWM (ECCP Module) PWM Steering Steering Synchronization	147 105 106 80 80 410 .33,41 21 .22,27 .22,27 .22,27 22 22 21
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register PWM (ECCP Module) PWM Steering Steering Synchronization PWM Mode. See Enhanced Capture/Compare/PWM .	147 105 106 80 80 410 .33, 41 21 .22, 27 .22, 27 .24, 24, 24, 24, 24, 24, 24, 24, 24, 24,
Power-Down Mode (Sleep) Associated Registers Power-on Reset Power-up Timer (PWRT) Specifications PR2 Register Precision Internal Oscillator Parameters Program Memory Map and Stack (PIC16F/LF1946/47) Map and Stack (PIC16F1946) Map and Stack (PIC16F1946) Map and Stack (PIC16F1947) Map and Stack (PIC16F1947) Map and Stack PIC16F/LF1946/47) Programming Mode Exit Programming, Device Instructions PSTRxCON Register PWM (ECCP Module) PWM Steering Steering Synchronization	147 105 106 80 21 27 22 21 22 21 82 82 375 241 233 241 233 241 233 241 233 241 233 241 233 241 233 241 233 241 233 241 233 234 222 233

R

RC2REG Register	
RC2STA Register	
RCREGRCREG Register	
RCSTA Register	
Reader Response	
Read-Modify-Write Operations	
Register	010
RCREG Register	313
Registers	0.0
ADCON0 (ADC Control 0)	166
ADCON1 (ADC Control 1)	
ADRESH (ADC Result High) with ADFM = 0)	
ADRESH (ADC Result High) with ADFM = 1)	
ADRESL (ADC Result Low) with ADFM = 0)	168
ADRESL (ADC Result Low) with ADFM = 1)	169
ANSELA (PORTA Analog Select)	
ANSELE (PORTE Analog Select)	
ANSELF (PORTF Analog Select)	
APFCON (Alternate Pin Function Control)	
BAUDCON (Baud Rate Control)	
BORCON Brown-out Reset Control)	
CCPTMRS0 (PWM Timer Selection Control 0)	
CCPTMRS1 (PWM Timer Selection Control 1)	
CCPxAS (CCPx Auto-Shutdown Control)	
CCPxCON (ECCPx Control)	
CMOUT (Comparator Output)	
CMxCON0 (Cx Control) CMxCON1 (Cx Control 1)	
Configuration Word 1	
Configuration Word 2	
CPSCON0 (Capacitive Sensing Control Register 0)	
CPSCON1 (Capacitive Sensing Control Register 1)	
DACCON0	
DACCON1	
EEADRL (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2)	
EEDATH (EEPROM Data)	
EEDATL (EEPROM Data)	122
FVRCON	
INTCON (Interrupt Control)	
IOCBF (Interrupt-on-Change Flag)	
IOCBN (Interrupt-on-Change Negative Edge)	
IOCBP (Interrupt-on-Change Positive Edge)	
LATA (Data Latch PORTA)	
LATB (Data Latch PORTB)	
LATC (Data Latch PORTC)	
LATD (Data Latch PORTD)	
LATE (Data Latch PORTE) LATF (Data Latch PORTF)	
LATE (Data Latch PORTE)	
LCDCON (LCD Control)	
LCDCST (LCD Contrast Control)	
LCDDATAx (LCD Data)	
LCDPS (LCD Phase)	
LCDREF (LCD Reference Voltage Control)	
LCDRL (LCD Reference Voltage Control)	
LCDSEn (LCD Segment Enable)	
OPTION_REG (OPTION)	
OSCCON (Oscillator Control)	. 75
OSCSTAT (Oscillator Status)	. 76
OSCTUNE (Oscillator Tuning)	
PCON (Power Control Register)	. 85

查询PIC16F1946供应商

PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	94
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIR1 (Peripheral Interrupt Register 1)	
PIR2 (Peripheral Interrupt Request 2)	
PIR3 (Peripheral Interrupt Request 3)	
PIR4 (Peripheral Interrupt Request 4)	
PORTA	128
PORTB	131
PORTC	134
PORTD	
PORTE	
PORTF	
PORTG	
PSTRxCON (PWM Steering Control)	
PWMxCON (Enhanced PWM Control)	
RCxSTA (Receive Status and Control)	
Special Function, Summary	33
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	
SSPxADD (MSSPx Address and Baud Rate,	
I ² C Mode)	205
,	
SSPxCON1 (MSSPx Control 1)	
SSPxCON2 (SSPx Control 2)	
SSPxCON3 (SSPx Control 3)	
SSPxMSK (SSPx Mask)	
SSPxSTAT (SSPx Status)	
STATUS	25
T1CON (Timer1 Control)	205
T1GCON (Timer1 Gate Control)	206
TRISA (Tri-State PORTA)	128
TRISB (Tri-State PORTB)	
TRISC (Tri-State PORTC)	
TRISD (Tri-State PORTD)	
TRISE (Tri-State PORTE)	
TRISF (Tri-State PORTF)	
TRISG (Tri-State PORTG)	
TXCON	
TXxSTA (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	109
WPUB (Weak Pull-up PORTB)	132
WPUG (Weak Pull-up PORTG)	
RESET	
Reset Instruction	
Resets	
Associated Registers	
Revision History	435
S	
Shoot-through Current	232

Shoot-through Current	
Software Simulator (MPLAB SIM)	
SP2BRG Register	
SPBRG	
SPBRG Register	
SPBRGH	
Special Event Trigger	
Special Function Registers (SFRs)	
SPI Mode (MSSPx)	
Associated Registers	
SPI Clock	
SR Latch	
Associated registers w/ SR Latch	
SRCON0 Register	
SRCON1 Register	190
SSP1ADD Register	

SSP1BUF Register	
SSP1CON1 Register	
SSP1CON2 Register	
SSP1CON3 Register	
SSP1MSK Register	
SSP1STAT Register	
SSP2ADD Register	
SSP2BUF Register	
SSP2CON1 Register	
SSP2CON2 Register	
SSP2CON3 Register	
SSP2MSK Register	
SSP2STAT Register	
SSPxADD Register	
SSPxCON1 Register	
SSPxCON2 Register	
SSPxCON3 Register	
SSPxMSK Register	
SSPxOV	
SSPxOV Status Flag	280
SSPxSTAT Register	
R/W Bit	259
Stack	
Accessing	
Reset	51
Stack Overflow/Underflow	
STATUS Register	
SUBWFB	

т

T1CON Register	33, 205
T1GCON Register	
T2CON Register	
Temperature Indicator Module	
Thermal Considerations (PIC16F/LF1946/47)	
Timer0	
Associated Registers	
Operation	
Specifications	
Timer1	
Associated registers	
Asynchronous Counter Mode	
Reading and Writing	
Clock Source Selection	
Interrupt	201
Operation	198
Operation During Sleep	201
Oscillator	199
Prescaler	199
Specifications	411
Timer1 Gate	
Selecting Source	199
TMR1H Register	197
TMR1L Register	
Timer2	
Associated registers	
Timer2/4/6	
Associated registers	
Timers	
Timer1	
T1CON	205
T1GCON	206
Timer2/4/6	
TXCON	
Timing Diagrams	
A/D Conversion	413

A/D Conversion (Sleep Mode)
Acknowledge Sequence
Asynchronous Reception
Asynchronous Transmission
Asynchronous Transmission (Back to Back)
Auto Wake-up Bit (WUE) During Normal Operation . 315
Auto Wake-up Bit (WUE) During Sleep
Automatic Baud Rate Calculator
Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Arbitration During Start
Condition
Brown-out Reset (BOR)
Bus Collision During a Repeated Start Condition
(Case 1)
Bus Collision During a Repeated Start Condition
(Case 2)
Bus Collision During a Start Condition (SCL = 0) 286
Bus Collision During a Stop Condition (Case 1) 288
Bus Collision During a Stop Condition (Case 2) 288
Bus Collision During Start Condition (SDA only) 285
Bus Collision for Transmit and Acknowledge
CLKOUT and I/O407
Clock Synchronization
Clock Timing
Comparator Output
Enhanced Capture/Compare/PWM (ECCP) 411
Fail-Safe Clock Monitor (FSCM)
First Start Bit Timing
Full-Bridge PWM Output
Half-Bridge PWM Output
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception)
I ² C Stop Condition Receive or Transmit Mode
INT Pin Interrupt
Internal Oscillator Switch Timing
LCD Interrupt Timing in Quarter-Duty Cycle Drive
LCD Sleep Entry/Exit when SLPEN = 1 or CS = 00.366
PWM Auto-shutdown
Firmware Restart
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 229
PWM Output (Active-High)
PWM Output (Active-Low)
Repeat Start Condition
Reset Start-up Sequence
Reset, WDT, OST and Power-up Timer 408
Send Break Character Sequence
SPI Master Mode (CKE = 1, SMP = 1)
SPI Mode (Master Mode)
SPI Slave Mode (CKE = 0)
SPI Slave Mode (CKE = 1) 417
Synchronous Reception (Master Mode, SREN) 321
Synchronous Transmission
Synchronous Transmission (Through TXEN)
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge201
Two Speed Start-up
Type-A in 1/2 Mux, 1/2 Bias Drive
Type-A in 1/2 Mux, 1/3 Bias Drive
Type-A in 1/3 Mux, 1/2 Bias Drive
Type-A in 1/3 Mux, 1/3 Bias Drive
Type-A in 1/4 Mux, 1/3 Bias Drive
Type-A in 1/4 Mux, 1/3 bias bille

PIC16F/LF1946/47

Type-A/Type-B in Static Drive	352
Type-B in 1/2 Mux, 1/2 Bias Drive	
Type-B in 1/2 Mux, 1/3 Bias Drive	356
Type-B in 1/3 Mux, 1/2 Bias Drive	358
Type-B in 1/3 Mux, 1/3 Bias Drive	360
Type-B in 1/4 Mux, 1/3 Bias Drive	
USART Synchronous Receive (Master/Slave)	
USART Synchronous Transmission (Master/Slav	ve). 414
Wake-up from Interrupt	106
Fiming Diagrams and Specifications	
PLL Clock	
Timing Parameter Symbology	404
Timing Requirements	
I ² C Bus Data	
I2C Bus Start/Stop Bits	
SPI Mode	
TMR0 Register	
TMR1H Register	
TMR1L Register	
TMR2 Register	,
TRIS	
TRISA Register	
TRISB	
TRISB Register	
TRISC	
TRISC Register	
TRISD	
TRISD Register	,
TRISE Register	
TRISF Register	
TRISG	
TRISG Register	
Two-Speed Clock Start-up Mode	
TX2REG Register	
TX2STA Register	
TXCON (Timer2/4/6) Register	
TXSTA Register	,
BRGH Bit	309

U

USART	
Synchronous Master Mode	
Requirements, Synchronous Receive 41	15
Requirements, Synchronous Transmission 41	15
Timing Diagram, Synchronous Receive 41	15
Timing Diagram, Synchronous Transmission 41	14

۷

VREF. SEE ADC Reference Voltage

W

Wake-up on Break	
Wake-up Using Interrupts	106
Watchdog Timer (WDT)	
Modes	
Specifications	410
WCOL	275, 278, 280, 282
WCOL Status Flag	275, 278, 280, 282
WDTCON Register	
WPUB Register	
WPUG Register	148
Write Protection	

查询PIC16F1946供应商	
WWW Address	
WWW, On-Line Support	9

查询PIC16F1946供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询PIC16F1946供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent	
1101	Company		
	Telephone: ()	FAX: ()	
App	lication (optional):		
Wou	ld you like a reply?YN		
Devi	ce: PIC16F/LF1946/47	Literature Number: DS41414B	
Que	stions:		
1.	What are the best features of this document?		
2.	How does this document meet your hardware a	nd software development needs?	
3.	. Do you find the organization of this document easy to follow? If not, why?		
4	What additions to the document do you think w	auld appages the structure and subject?	
4.	. What additions to the document do you think would enhance the structure and subject?		
5.	What deletions from the document could be ma	de without affecting the overall usefulness?	
6.	Is there any incorrect or misleading information	(what and where)?	
7.	How would you improve this document?		
•			

查询PIC16F1946供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	 Examples: a) PIC16LF1946 - E/MR = Extended temp., QFN package, low-voltage VDD limits. b) PIC16F1947 - I/PT = Industrial temp., TQFP
Device:	PIC16F1946, PIC16LF1946, PIC16F1946T, PIC16LF1946T ⁽¹⁾ PIC16F1947, PIC16LF1947, PIC16F1947T, PIC16LF1947T ⁽¹⁾	package, standard VDD limits.
Temperature Range:	$I = -40^{\circ}C \text{ to } +85^{\circ}C$ $E = -40^{\circ}C \text{ to } +125^{\circ}C$	
Package:	MR = Micro Lead Frame (QFN) PT = TQFP (Thin Quad Flatpack)	Note 1: F = Standard Voltage Range
Pattern:	3-Digit Pattern Code for QTP (blank otherwise)	LF = Low Voltage Range 2: T = In tape and reel for QFN and TQFP packages only.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820