查询PIC18F24K22供应商

2010 Microchip Technology Inc.

dzsc.com

# MICROCHIP

# PIC18(L)F2X/4XK22 Data Sheet

28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

**Preliminary** 

# 查询PIC18F24K22供应商

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U S A, and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-60932-398-1

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

# High-Performance RISC CPU:

- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- Up to 1024 Bytes Data EEPROM
- Up to 64 Kbytes Linear Program Memory Addressing
- Up to 3896 Bytes Linear Data Memory Addressing
- Up to 16 MIPS Operation
- 16-bit Wide Instructions, 8-bit Wide Data Path
- Priority Levels for Interrupts
- 31-Level, Software Accessible Hardware Stack
- 8 x 8 Single-Cycle Hardware Multiplier

### Flexible Oscillator Structure:

- Precision 16 MHz Internal Oscillator Block:
  - Factory calibrated to ± 1%
  - Selectable frequencies, 31 kHz to 16 MHz
  - 64 MHz performance available using PLL no external components required
- Four Crystal modes up to 64 MHz
- Two External Clock modes up to 64 MHz
- 4X Phase Lock Loop (PLL)
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral clock stops
  - Two-Speed Oscillator Start-up

# Analog Features:

- Analog-to-Digital Converter (ADC) module:
  - 10-bit resolution, up to 30 external channels
  - Auto-acquisition capability
  - Conversion available during Sleep
  - Fixed Voltage Reference (FVR) channel
  - Independent input multiplexing
- · Analog Comparator module:
  - Two rail-to-rail analog comparators
  - Independent input multiplexing
- Digital-to-Analog Converter (DAC) module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive and negative reference selection
- Charge Time Measurement Unit (CTMU) module:
  - Supports capacitive touch sensing for touch screens and capacitive switches

# Extreme Low-Power Management with nanoWatt XLP:

- Sleep mode: 20 nA, typical
- Watchdog Timer: 300 nA, typical
- Timer1 Oscillator: 800 nA @ 32 kHz
- · Peripheral Module Disable

### **Special Microcontroller Features:**

- Full 5.5V Operation PIC18FXXK22 devices
- 1.8V to 3.6V Operation PIC18LFXXK22 devices
- Self-Programmable under Software Control
- High/Low-Voltage Detection (HLVD) module:
  - Programmable 16-Level
  - Interrupt on High/Low-Voltage Detection
- Programmable Brown-out Reset (BOR):
  - With software enable option
  - Configurable shutdown in Sleep
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
- In-Circuit Serial Programming™ (ICSP™):
- Single-Supply 3VIn-Circuit Debug (ICD)

# Peripheral Highlights:

- Up to 35 I/O Pins plus 1 Input-Only Pin:
  - High-Current Sink/Source 25 mA/25 mA
  - Three programmable external interrupts
  - Four programmable interrupt-on-change
  - Nine programmable weak pull-ups
  - Programmable slew rate
- SR Latch:
  - Multiple Set/Reset input options
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced CCP (ECCP) modules:
  - One, two or four PWM outputs
  - Selectable polarity
  - Programmable dead time
  - Auto-Shutdown and Auto-Restart
  - PWM steering
- Two Master Synchronous Serial Port (MSSP) modules:
  - 3-wire SPI (supports all 4 modes)
  - I<sup>2</sup>C<sup>™</sup> Master and Slave modes with address mask

# 查询PIC18F24K22供应商

 Two Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) modules:

- Supports RS-485, RS-232 and LIN
- RS-232 operation using internal oscillator
- Auto-Wake-up on Break
- Auto-Baud Detect

	-	gram nory	Data M	lemory		S <sup>(2)</sup>		(ə	e)	MS	SP		or				r	er.
Device	Flash (Bytes)	# Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	( <sub>1</sub> )0/I	10-bit A/D Channels <sup>(2)</sup>	ССР	ECCP (Full-Bridge)	ECCP (Half-Bridge)	IdS	I <sup>2</sup> C™	EUSART	Comparator	CTMU	BOR/LVD	SR Latch	8-bit Timer	16-bit Timer
PIC18(L)F23K22	8K	4096	512	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F24K22	16K	8192	768	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F25K22	32K	16384	1536	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F26K22	64k	32768	3896	1024	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F43K22	8K	4096	512	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F44K22	16K	8192	768	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F45K22	32K	16384	1536	256	36	30	2	2	1	2	2	2	2	Y	Υ	Y	3	4
PIC18(L)F46K22	64k	32768	3896	1024	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4

Note 1: One pin is input only.

2: Channel count includes internal FVR and DAC channels.


#### 查询PIC18F24K22供应商 Pin Diagrams 28-pin PDIP, SOIC, SSOP MCLR/VPP/RE3 28 RB7 1 2 27 <--> RB6 RA0 RB5 3 26 RA1 25 🗖 🔶 RB4 4 RA2 PIC18(L)F2XK22 5 24 🗖 🖛 \* RB3 RA3 23 🗖 🔶 RB2 6 RA4 22 🗖 <table-cell-rows> RB1 7 RA5 21 🗖 🕶 RB0 8 Vss 20 🗖 🗕 9 - Vdd RA7 Г 10 19 🗖 🗲 - Vss RA6 11 18 🔶 RC7 RC0 🗲 ▶ [ → 🗌 12 RC1 < 16 🗖 🛶 RC5 RC2 🚽 Г 13 15 RC3 ← RC4 14 28-pin QFN, UQFN<sup>(1)</sup> RA1 RA0 MCLR/VPP/RE3 RB7 RB6 RB5 RB4 11 Î 28272625242322 RA2 🖌 21 RB3 RA3 🛶 2 20 - RB2 RA4 🛶 ► RB1 19 3 PIC18(L)F2XK22 RA5/ ----- RB0 4 18 Vss ----> 5 17 VDD RA7 -6 16 - Vss RA6 🚽 ► RC7 7 15 8 9 10 11 12 13 14 1 1 1 1 1 1 1 RC1 RC2 RC3 RC5 RC5 RC5 RC6 Note 1: The 28-pin UQFN package is available only for PIC18(L)F23K22 and PIC18(L)F24K22.

# 查询PIC18F24K22供应商

Pin Diagrams


### 40-pin PDIP

40-pin PDIP			
	MCLR/Vpp/RE3 → 1	$\bigcirc$	40 🗖 🛶 🕶 RB7
	RA0 🛶 🗖 2		39 🗖 🛶 🔶 RB6
			38
			37 <b>→</b> RB4
	$\begin{array}{ccc} RA3 & \longleftarrow & \square 5 \\ RA4 & \longleftarrow & \square 6 \end{array}$		36 □ ← → RB3 35 □ ← → RB2
	$\begin{array}{ccc} RA4 & \blacksquare & \blacksquare & 0 \\ RA5 & \blacksquare & \blacksquare & 1 \end{array}$		35 □ ←→ RB2 34 □ ←→ RB1
	$\begin{array}{c} RAS & \longleftarrow & \square \\ RE0 & \longleftarrow & \square \\ 8 \end{array}$	2	$34 \square \longrightarrow RB0$
	RE1 $\leftarrow$ $\sim$ $\square$ 9	5	32 🛛 🖛 VDD
		PIC18(L)F4XK22	31 🗆 🖛 Vss
	Vdd	Ľ	30 □> RD7
	Vss 🗖 12	Ľ,	29 🗖 🛶 RD6
	RA7 — 🗕 13	18	28 🗖 🛶 🗕 RD5
	RA6 🗕 🗖 14	<u>0</u>	27 🗖 🛶 🕨 RD4
	RC0 - 15	Δ.	26 - RC7
			$25 \longrightarrow RC6$
			$24 \square \longrightarrow RC5$
	RC3 ← → ☐ 18 RD0 ← → ☐ 19		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	RD0 ←→ [] 19 RD1 ←→ [] 20		$\begin{array}{cccccccccccccccccccccccccccccccccccc$



# 查询PIC18F24K22供应商

Pin Diagrams (Cont.'d)



# 查询PIC18F24K22供应商

#### TABLE 1: PIC18(L)F2XK22 PIN SUMMARY

No.         No. <th>IAD</th> <th></th> <th></th> <th>1010(-</th> <th>_)FZANZA</th> <th></th>	IAD			1010(-	_)FZANZA										
3         28         RA1         AN1         C12IN1-         C <thc< th="">         C         <thc< th="">         C        C        C        C<!--</th--><th>28-SSOP, SOIC 28-SPDIP</th><th>28-QFN, UQFN</th><th>0/1</th><th>Analog</th><th>Comparator</th><th>стми</th><th>SR Latch</th><th>Reference</th><th>(E)CCP</th><th>EUSART</th><th>MSSP</th><th>Timers</th><th>Interrupts</th><th>Pull-up</th><th>Basic</th></thc<></thc<>	28-SSOP, SOIC 28-SPDIP	28-QFN, UQFN	0/1	Analog	Comparator	стми	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
4         1         RA2         AN2         C2IN+         Image: Constraint of the partial of the parti	2	27	RA0	AN0	C12IN0-										
Image: back         Image: back <td>3</td> <td>28</td> <td>RA1</td> <td>AN1</td> <td>C12IN1-</td> <td></td>	3	28	RA1	AN1	C12IN1-										
6         3         RA4         C10UT         SRQ         CCP5         M         TOCKI         M         M           7         4         RA5         AN4         C2OUT         SRQ         HLVDIN         SS1         TOCKI         M         M         C0S22           9         6         RA7         M         C         M <td>4</td> <td>1</td> <td>RA2</td> <td>AN2</td> <td>C2IN+</td> <td></td>	4	1	RA2	AN2	C2IN+										
7         4         RAS         AN4         C2OUT         SRNQ         HLVDIN         C         SS1         C         C         OSC2/ CLKO           10         7         RAG          SCM          SRNQ         RLVDIN          SS1          SS2          SSC2/ CLKO          SS2           SSC1          SSC2/ CLKO           SS2           SS2            SS2            SS2            SS2	5	2	RA3	AN3	C1IN+			VREF+							
10         7         RA6         Image: section of the sectio	6	3	RA4		C1OUT		SRQ		CCP5			T0CKI			
Image: Constraint of the section of the sectin of the section of the section of the section of the sect	7	4	RA5	AN4	C2OUT		SRNQ	HLVDIN			SS1				
Image	10	7	RA6												OSC2/ CLKO
10101001001001001001001001001001001219RB1AN10C12IN3C100P10SD12/SD2/INTYINTY1220RB2AN8C12IN2CTED1100P1BSD2/SD2/INTYY12522RB4AN11100CTED2INP1DP1DINTT5GIOCYY12623RB5AN13C12IN2CTED2INP1DCCP2//INTT1GIOCYPCC12623RB5AN13INTINTINTINTYINTYINTYINT12623RB5AN13INTINTINTINTYINTYINTYINT12724RB6AN13INTINTINTINTYINTYINTYINT128RB5RB7INTINTINTINTINTYINTYINTYINT128RB5RB7INTINTINTINTINTINTYINTYINTYINTYINT139R16RC1INTINTINTINTINTINTINTYINTINTINTINTINTINTINTINTINTINTINTINTINTINT <td>9</td> <td>6</td> <td>RA7</td> <td></td> <td>OSC1/ CLKI</td>	9	6	RA7												OSC1/ CLKI
10 <td>21</td> <td>18</td> <td>RB0</td> <td>AN12</td> <td></td> <td></td> <td>SRI</td> <td></td> <td></td> <td></td> <td>SS2</td> <td></td> <td>INT0</td> <td>Y</td> <td></td>	21	18	RB0	AN12			SRI				SS2		INT0	Y	
111	22	19	RB1	AN10	C12IN3-				P1C				INT1	Y	
25         22         RB4         AN11           P1D          TG         IOC         Y           26         23         RB5         AN13	23	20	RB2	AN8		CTED1			P1B		SDI2/ SDA		INT2	Y	
26         23         RB5         AN13         Image: Amorphic and and amorphic and amorp	24	21	RB3	AN9	C12IN2-	CTED2			CCP2/ P2A <sup>(1)</sup>		SDO2			Y	
2724RB61111TX2/CK21110CYPGC2825RB711111110CYPGD11 $\mathbb{R}$ RB7111<	25	22	RB4	AN11									IOC	Y	
28       25       RB7       Image: Constraint of the state of th	26	23	RB5	AN13					CCP3/ P3A <sup>(4)</sup> P2B <sup>(3)</sup>			T1G T3CKI <sup>(2)</sup>	IOC	Y	
11       8       RC0       L       L       L       P2B <sup>(3)</sup> L       SOSCO/ T1CK1 T3CK1 <sup>2</sup> T3G       L       L       L         12       9       RC1       L       Image: Som the stress of the stres	27	24	RB6							TX2/CK2			IOC	Y	PGC
12       9       RC1       Image: Rest of the sector of	28	25	RB7							RX2/DT2			IOC	Y	PGD
1310RC2AN14CTPLSCTPLSCCP1/ <p1a< th="">Image: CCP1/P1AT5CKIImage: CTPLSImage: CCP1/P1A1411RC3AN15Image: CTPLSImage: CCP1/P1AImage: CCP1/P1AImage: CCP1/SCL1Image: CCP3/SCL1Image: CCP3/SCL1Imag</p1a<>	11	8	RC0						P2B <sup>(3)</sup>			T1CKI T3CKI <sup>(2)</sup>			
1417RC3AN15ICC	12	9	RC1						CCP2/ P2A <sup>(1)</sup>			SOSCI			
Image: Section of the section of th	13	10	RC2	AN14		CTPLS			CCP1/ P1A			T5CKI			
1613RC5AN17Image: state st	14	11	RC3	AN15							SCK1/ SCL1				
17       14       RC6       AN18       Image: Constraint of the constr	15	12	RC4	AN16							SDI1/ SDA1				
Image: Rest base in the sector of the sect	16	13	RC5	AN17							SDO1				
1       26       RE3       Image: Second s	17	14	RC6	AN18					CCP3/ P3A <sup>(4)</sup>	TX1/CK1					
8         5         M	18	15	RC7	AN19					P3B	RX1/DT1					
19       16	1	26	RE3												-
20 17 17 10 10 10 10 10 10 10 10 10 10 10 10 10	8	5													Vss
	19	16													Vss
Note 1: CCP2/P2A multiplexed in fuses															Vdd

 Note
 1:
 CCP2/P2A multiplexed in fuses.

 2:
 T3CKI multiplexed in fuses.

 3:
 P2B multiplexed in fuses.

 4:
 CCP3/P3A multiplexed in fuses.

查询PIC	18F2 LE 2:	4K22		奇 T )F4)	(K22 F	PIN SUM	MARY									
40-PDIP	40-UQFN	44-TQFP	44-QFN	2	Analog	Comparator	CTMU	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
2	17	19	19	RA0	AN0	C12IN0-										
3	18	20	20	RA1	AN1	C12IN1-										
4	19	21	21	RA2	AN2	C2IN+			VREF- DACOUT							
5	20	22	22	RA3	AN3	C1IN+			VREF+							
6	21	23	23	RA4		C10UT		SRQ					TOCKI			
7	22	24	24	RA5	AN4	C2OUT		SRN Q	HLVDIN			SS1				
14	29	31	33	RA6												OSC2/ CLKO
13	28	30	32	RA7												OSC1/ CLKI
33	8	8	9	RB0	AN12			SRI		FLT0				INT0	Y	
34	9	9	10	RB1	AN10	C12IN3-								INT1	Y	
35	10	10	11	RB2	AN8		CTED1							INT2	Y	
36	11	11	12	RB3	AN9	C12IN2-	CTED2			CCP2/ P2A <sup>(1)</sup>					Y	
37	12	14	14	RB4	AN11								T5G	IOC	Y	
38	13	15	15	RB5	AN13					CCP3/ P3A <sup>(3)</sup>			T1G T3CKI <sup>(2)</sup>	IOC	Y	
39	14	16	16	RB6										IOC	Y	PGC
40	15	17	17	RB7						D0D(4)				IOC	Y	PGD
15	30	32	34	RC0						P2B <sup>(4)</sup>			SOSCO/ T1CKI T3CKI <sup>(2)</sup> T3G			
16	31	35	35	RC1						CCP2 <sup>(1)</sup> P2A			SOSCI			
17	32	36	36	RC2	AN14		CTPLS			CCP1/ P1A			T5CKI			
18	33	37	37	RC3	AN15							SCK1/ SCL1				
23	38	42	42	RC4	AN16							SDI1/ SDA1				
24	39	43	43	RC5	AN17							SDO1				
25	40	44	44	RC6	AN18						TX1/ CK1					
26	1	1	1	RC7	AN19						RX1/ DT1					
19	34	38	38	RD0	AN20							SCK2/ SCL2				
20	35	39	39	RD1	AN21					CCP4		SDI2/ SDA2				
21	36	40	40	RD2	AN22					P2B <sup>(4)</sup>						
22	37	41	41	RD3	AN23					P2C		SS2				
27	2	2	2	RD4	AN24					P2D		SD02				
28	3	3	3	RD5	AN25					P1B	T) ( -					
29	4	4	4	RD6	AN26					P1C	TX2 CK2					
30	5	5	5	RD7	AN27					P1D	RX2/ DT2					
8	23	25	25	RE0	AN5					CCP3/ P3A <sup>(3)</sup>						

Note 1: CCP2 multiplexed in fuses.

2: T3CKI multiplexed in fuses.

CCP3/P3A multiplexed in fuses.
 P2B multiplexed in fuses.

#### 查询PIC18F24K22供应商 TABLE 2: PIC18(L)F4XK22 PIN SUMMARY (CONTINUED)

			1010(	<u> </u>				001	INCLD	)	_	_	-			
40-PDIP	40-UQFN	44-TQFP	44-QFN	0/1	Analog	Comparator	стми	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
9	24	26	26	RE1	AN6					P3B						
10	25	27	27	RE2	AN7					CCP5						
1	16	18	18	RE3											Y	MCLR/ VPP
11 32	7, 26	7 28	7,8 28, 29													Vdd
12 31	6, 27	6 29	6 30, 31													Vss
_	_	12, 13 33, 34	13	NC												

 Note
 1:
 CCP2 multiplexed in fuses.

 2:
 T3CKI multiplexed in fuses.

 3:
 CCP3/P3A multiplexed in fuses.

 4:
 P2B multiplexed in fuses.

### 查询PIC18F24K22供应商 Table of Contents

1.0	Device Overview	
2.0	Oscillator Module (With Fail-Safe Clock Monitor)	
3.0	Power-Managed Modes	
4.0	Reset	
5.0	Memory Organization	
6.0	Flash Program Memory	
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	
9.0	Interrupts	
10.0	I/O Ports	
11.0	Timer0 Module	
12.0	Timer1/3/5 Module with Gate Control	
13.0	Timer2/4/6 Module	
14.0	Capture/Compare/PWM Modules	
15.0	Master Synchronous Serial Port (MSSP1 and MSSP2) Module	
16.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
17.0	Analog-to-Digital Converter (ADC) Module	
	Comparator Module	
	Charge Time Measurement Unit (CTMU)	
	SR Latch Fixed Voltage Reference (FVR)	
21.0		
22.0	Digital-to-Analog Converter (DAC)	
23.0	High/Low-Voltage Detect (HLVD)	
	Special Features of the CPU	
	Instruction Set Summary	
26.0	Development Support	
	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	Aiorashin Wah Cita	
	Aicrochip Web Site	
	0	
	omer Support	
	er Response	
Prod	Juct Identification System	495

# 查询PIC18F24K22供应商

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

# 查询PIC18F24K22供应商

# 1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F23K22 PIC18LF23K22
- PIC18F24K22 PIC18LF24K22
- PIC18F25K22 PIC18LF25K22
- PIC18F26K22 PIC18LF26K22
- PIC18F43K22 PIC18LF43K22
- PIC18F44K22 PIC18LF44K22
- PIC18F45K22 PIC18LF45K22
- PIC18F46K22 PIC18LF46K22

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Flash program memory. On top of these features, the PIC18(L)F2X/4XK22 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

### 1.1 New Core Features

### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18(L)F2X/4XK22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 27.0 "Electrical Characteristics" for values.

### 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2X/4XK22 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which contains a 16 MHz HFINTOSC oscillator and a 31 kHz LFINTOSC oscillator, which together provide 8 user selectable clock frequencies, from 31 kHz to 16 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both external and internal oscillator modes, which allows clock speeds of up to 64 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 64 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

# 查询PIC18F24K22供应商

- 1.2 Other Special Features
- Memory Endurance: The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F2X/ 4XK22 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include:
  - Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions
  - Auto-Restart, to reactivate outputs once the condition has cleared
  - Output steering to selectively enable one or more of 4 outputs to provide the PWM signal.
- Enhanced Addressable EUSART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit postscaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 27.0 "Electrical Characteristics" for time-out periods.
- Charge Time Measurement Unit (CTMU)
- SR Latch Output:

# 1.3 Details on Individual Family Members

Devices in the PIC18(L)F2X/4XK22 family are available in 28-pin and 40/44-pin packages. The block diagram for the device family is shown in Figure 1-1.

The devices have the following differences:

- 1. Flash program memory
- 2. Data Memory SRAM
- 3. Data Memory EEPROM
- 4. A/D channels
- 5. I/O ports
- 6. ECCP modules (Full/Half Bridge)
- 7. Input Voltage Range/Power Consumption

All other features for devices in this family are identical. These are summarized in Table 1-1.


The pinouts for all devices are listed in the pin summary tables: Table 1 and Table 2, and I/O description tables: Table 1-2 and Table 1-3.

PIC18 ABLE		24K2 • <b>1</b> :	2付 【	大 之 文 王 、		ी टिंट F	EAT	URE	s													
PIC18F46K22 PIC18LF46K22	65536	32768	3896	1024	A, B, C, D, E	2	٢	2	2 internal 28 input	40-pin PDIP 40-pin UOFN	44-pin QFN 44-pin TQFP											
PIC 18F45K22 PIC 18LF45K22	32768	16384	1536	256	A, B, C, D, E	2	1	2	2 internal 28 input	40-pin PDIP 40-pin UOFN	44-pin TQFP											
PIC18F44K22 PIC18LF44K22	16384	8192	768	256	A, B, C, D, E	2	-	2	2 internal 28 input	40-pin PDIP 40-pin UOFN	44-pin TQFP											
PIC18F43K22 PIC18LF43K22	8192	4096	512	256	A, B, C, D, E	2	-	2	2 internal 28 input	40-pin PDIP 40-pin UOFN	44-pin TQFP	33	_	SSP, SART	Yes	Yes	Yes	Yes	POR, BOR, RESET Instruction, Stack Overflow, Stack Underflow (PWRT, OST), MCLR, WDT	75 Instructions; 83 with Extended Instruction Set enabled	DC - 64 MHz	
PIC18F26K22 PIC18LF26K22	65536	32768	3896	1024	A, B, C, E <sup>(1)</sup>	2	2	-	2 intemal 17 input	28-pin PDIP 28-pin SOIC	28-pin QFN	3	4	2 MSSP, 2 EUSAR1	¥	Ye	λ	Ye	POR, BOR, RESET Instruction Stack Overflow, Stack Underflow, (PWRT, OST), MCLR, WDT	75 Instructions; 33 with Extended Instruction	DC - 6	
PIC18F25K22 PIC18LF25K22	32768	16384	1536	256	A, B, C, E <sup>(1)</sup>	2	2	-	2 internal 17 input	28-pin PDIP 28-pin SOIC	28-pin QFN											
PIC18F24K22 PIC18LF24K22	16384	8192	768	256	A, B, C, E <sup>(1)</sup>	2	2	٠	2 internal 17 input	28-pin PDIP 28-pin SOIC	28-pin SSOP 28-pin QFN 28-pin UQFN											only bit.
PIC18F23K22 PIC18LF23K22	8192	4096	512	256	A, B, C, E <sup>(1)</sup>	2	2	+	2 intemal 17 input	28-pin PDIP 28-pin SOIC	28-pin SSOP 28-pin QFN 28-pin UQFN											le single RE3 read-
Features	Program Memory (Bytes)	Program Memory (Instructions)	Data Memory (Bytes)	Data EEPROM Memory (Bytes)	I/O Ports	Capture/Compare/PWM Mod- ules (CCP)	Enhanced CCP Modules (ECCP) - Half Bridge	Enhanced CCP Modules (ECCP) - Full Bridge	10-bit Analog-to-Digital Module (ADC)	Packages		Interrupt Sources	Timers (16-bit)	Serial Communications	SR Latch	Charge Time Measurement Unit Module (CTMU)	Programmable High/Low-Voltage Detect (HLVD)	Programmable Brown-out Reset (BOR)	Resets (and Delays)	Instruction Set	Operating Frequency	Note 1: PORTE contains the single RE3 read-only bit

© 2010 Microchip Technology Inc.

# 查询PIC18F24K22供应商

FIGURE 1-1: PIC18(L)F2X/4XK22 FAMILY BLOCK DIAGRAM



Preliminary

# 查询PIC18F24K22供应商

Pin Nu	mber		P'-	Duffe	
PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description
2	27	RA0/C12IN0-/AN0			
		RA0	I/O	TTL	Digital I/O.
		C12IN0-	I.	Analog	Comparators C1 and C2 inverting input.
		AN0	I.	Analog	Analog input 0.
3	28	RA1/C12IN1-/AN1			
		RA1	I/O	TTL	Digital I/O.
		C12IN1-	Ι	Analog	Comparators C1 and C2 inverting input.
		AN1	I	Analog	Analog input 1.
4	1	RA2/C2IN+/AN2/DACOUT/VREF-			
		RA2	I/O	TTL	Digital I/O.
		C2IN+	I.	Analog	Comparator C2 non-inverting input.
		AN2	I	Analog	Analog input 2.
		DACOUT	0	Analog	DAC Reference output.
		VREF-	I.	Analog	A/D reference voltage (low) input.
5	2	RA3/C1IN+/AN3/VREF+			•
		RA3	I/O	TTL	Digital I/O.
		C1IN+	Ι	Analog	Comparator C1 non-inverting input.
		AN3	I.	Analog	Analog input 3.
		VREF+	I	Analog	A/D reference voltage (high) input.
6	3	RA4/CCP5/C1OUT/SRQ/T0CKI			
		RA4	I/O	TTL	Digital I/O.
		CCP5	I/O	ST	Capture 5 input/Compare 5 output/PWM 5 output.
		C1OUT	0	CMOS	Comparator C1 output.
		SRQ	0	TTL	SR Latch Q output.
		TOCKI	I.	ST	Timer0 external clock input.
7	4	RA5/C2OUT/SRNQ/SS1/HLVDIN/AN	14		•
		RA5	I/O	TTL	Digital I/O.
		C2OUT	0	CMOS	Comparator C2 output.
		SRNQ	0	TTL	SR Latch $\overline{Q}$ output.
		SS1	I	TTL	SPI slave select input (MSSP1).
		HLVDIN	I	Analog	High/Low-Voltage Detect input.
		AN4	I	Analog	Analog input 4.
10	7	RA6/CLKO/OSC2			1
		RA6	I/O	TTL	Digital I/O.
		CLKO	0		In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
		OSC2	0		Oscillator crystal output. Connects to crystal or resonato in Crystal Oscillator mode.

### TABLE 1-2:PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

**Note 1:** Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

### TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description
9	6	RA7/CLKI/OSC1			
		RA7	I/O	TTL	Digital I/O.
		CLKI	I	CMOS	External clock source input. Always associated with pin function OSC1.
		OSC1	I	ST	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.
21	18	RB0/INT0/CCP4/FLT0/SRI/SS2/AN12	2		
		RB0	I/O	TTL	Digital I/O.
		ΙΝΤΟ	I	ST	External interrupt 0.
		CCP4	I/O	ST	Capture 4 input/Compare 4 output/PWM 4 output.
		FLT0	I	ST	PWM Fault input for ECCP Auto-Shutdown.
		SRI	I	ST	SR Latch input.
		SS2	I	TTL	SPI slave select input (MSSP2).
		AN12	I	Analog	Analog input 12.
22	19	RB1/INT1/P1C/SCK2/SCL2/C12IN3-/	AN10		
		RB1	I/O	TTL	Digital I/O.
		INT1	I	ST	External interrupt 1.
		P1C	0	CMOS	Enhanced CCP1 PWM output.
		SCK2	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).
		SCL2	I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C <sup>™</sup> mode (MSSP2).
		C12IN3-	I	Analog	Comparators C1 and C2 inverting input.
		AN10	I	Analog	Analog input 10.
23	20	RB2/INT2/CTED1/P1B/SDI2/SDA2/A	N8		
		RB2	I/O	TTL	Digital I/O.
		INT2	Ι	ST	External interrupt 2.
		CTED1	I	ST	CTMU Edge 1 input.
		P1B	0	CMOS	Enhanced CCP1 PWM output.
		SDI2	I	ST	SPI data in (MSSP2).
		SDA2	I/O	ST	I <sup>2</sup> C™ data I/O (MSSP2).
		AN8	I.	Analog	Analog input 8.
24	21	RB3/CTED2/P2A/CCP2/SDO2/C12IN	2-/AN9		
		RB3	I/O	TTL	Digital I/O.
		CTED2	I	ST	CTMU Edge 2 input.
		P2A	0	CMOS	Enhanced CCP2 PWM output.
		CCP2 <sup>(2)</sup>	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
		SDO2	0	—	SPI data out (MSSP2).
		C12IN2-	I	Analog	Comparators C1 and C2 inverting input.
		AN9	I	Analog	Analog input 9.
1		TTI second tible issuet OMOO OMOO		411-1 - 1	t or output: ST = Schmitt Trigger input with CMOS levels:

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

**Note 1:** Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

### 查询PIC18F24K22供应商 TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Nu	ımber		<b>.</b>	Duff	
PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description
25	22	RB4/IOC0/P1D/T5G/AN11			
		RB4	I/O	TTL	Digital I/O.
		IOC0	I	TTL	Interrupt-on-change pin.
		P1D	0	CMOS	Enhanced CCP1 PWM output.
		T5G	I	ST	Timer5 external clock gate input.
		AN11	I	Analog	Analog input 11.
26	23	RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1	G/AN13	3	
		RB5	I/O	TTL	Digital I/O.
		IOC1	Ι	TTL	Interrupt-on-change pin.
		P2B <sup>(1)</sup>	0	CMOS	Enhanced CCP2 PWM output.
		P3A <sup>(1)</sup>	0	CMOS	Enhanced CCP3 PWM output.
		CCP3 <sup>(1)</sup>	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output.
		T3CKI <sup>(2)</sup>	Ι	ST	Timer3 clock input.
		T1G	I	ST	Timer1 external clock gate input.
		AN13	Ι	Analog	Analog input 13.
27	24	RB6/IOC2/TX2/CK2/PGC			•
		RB6	I/O	TTL	Digital I/O.
		IOC2	I.	TTL	Interrupt-on-change pin.
		TX2	0		EUSART 2 asynchronous transmit.
		CK2	I/O	ST	EUSART 2 synchronous clock (see related RXx/DTx).
		PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pin
28	25	RB7/IOC3/RX2/DT2/PGD			•
		RB7	I/O	TTL	Digital I/O.
		IOC3	I.	TTL	Interrupt-on-change pin.
		RX2	I	ST	EUSART 2 asynchronous receive.
		DT2	I/O	ST	EUSART 2 synchronous data (see related TXx/CKx).
		PGD	I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.
11	8	RC0/P2B/T3CKI/T3G/T1CKI/SOSCO			•
		RC0	I/O	TTL	Digital I/O.
		P2B <sup>(2)</sup>	0	CMOS	Enhanced CCP1 PWM output.
		ТЗСКІ <sup>(1)</sup>	I	ST	Timer3 clock input.
		T3G	I	ST	Timer3 external clock gate input.
		T1CKI	I	ST	Timer1 clock input.
		SOSCO	0	_	Secondary oscillator output.
12	9	RC1/P2A/CCP2/SOSCI	ı		<u> </u>
		RC1	I/O	TTL	Digital I/O.
		P2A	0	CMOS	Enhanced CCP2 PWM output.
		CCP2 <sup>(1)</sup>	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
		SOSCI	I	Analog	Secondary oscillator input.
Legend:	TTL =		S compa	atible inpu	t or output; ST = Schmitt Trigger input with CMOS levels

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

**Note 1:** Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

# TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Nu	ımber		2	Duffer	
PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description
13	10	RC2/CTPLS/P1A/CCP1/T5CKI/AN	114		
		RC2	I/O	TTL	Digital I/O.
		CTPLS	0	_	CTMU pulse generator output.
		P1A	0	CMOS	Enhanced CCP1 PWM output.
		CCP1	I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output.
		T5CKI	1	ST	Timer5 clock input.
		AN14	I	Analog	Analog input 14.
14	11	RC3/SCK1/SCL1/AN15			
		RC3	I/O	TTL	Digital I/O.
		SCK1	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).
		SCL1	I/O	ST	Synchronous serial clock input/output for $I^2C^{TM}$ mode (MSSP2).
		AN15	I	Analog	Analog input 15.
15	12	RC4/SDI1/SDA1/AN16			
		RC4	I/O	TTL	Digital I/O.
		SDI1	1	ST	SPI data in (MSSP1).
		SDA1	I/O	ST	I <sup>2</sup> C™ data I/O (MSSP1).
		AN16	I	Analog	Analog input 16.
16	13	RC5/SDO1/AN17			
		RC5	I/O	TTL	Digital I/O.
		SDO1	0	_	SPI data out (MSSP1).
		AN17	1	Analog	Analog input 17.
17	14	RC6/P3A/CCP3/TX1/CK1/AN18			
		RC6	I/O	TTL	Digital I/O.
		P3A <sup>(2)</sup>	0	CMOS	Enhanced CCP3 PWM output.
		CCP3 <sup>(2)</sup>	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output.
		TX1	0	_	EUSART 1 asynchronous transmit.
		CK1	I/O	ST	EUSART 1 synchronous clock (see related RXx/DTx).
		AN18	I	Analog	Analog input 18.
18	15	RC7/P3B/RX1/DT1/AN19			
		RC7	I/O	TTL	Digital I/O.
		P3B	0	CMOS	Enhanced CCP3 PWM output.
		RX1	I.	ST	EUSART 1 asynchronous receive.
		DT1	I/O	ST	EUSART 1 synchronous data (see related TXx/CKx).
		AN19	I	Analog	Analog input 19.
1	26	RE3/VPP/MCLR	•		·
		RE3	I	ST	Digital input.
		Vpp	Р		Programming voltage input.
		MCLR		ST	Active-Low Master Clear (device Reset) input.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

### 查询PIC18F24K22供应商 TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Nu	ımber		Pin	Buffer	
PDIP, SOIC	QFN, UQFN	Pin Name	Туре	Туре	Description
20	17	VDD	Р	_	Positive supply for logic and I/O pins.
8, 19	5, 16	Vss	Р	_	Ground reference for logic and I/O pins.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

### TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS

	Pin N	lumber		Din Nama	Pin	Buffer	Description	
PDIP	TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description	
2	19	19	17	RA0/C12IN0-/AN0				
				RA0	I/O	TTL	Digital I/O.	
				C12IN0-	Ι	Analog	Comparators C1 and C2 inverting input.	
				AN0	Ι	Analog	Analog input 0.	
3	20	20	18	RA1/C12IN1-/AN1				
				RA1	I/O	TTL	Digital I/O.	
				C12IN1-	I	Analog	Comparators C1 and C2 inverting input.	
				AN1	Ι	Analog	Analog input 1.	
4	21	21	19	RA2/C2IN+/AN2/DACOUT	WREF-			
				RA2	I/O	TTL	Digital I/O.	
				C2IN+	Ι	Analog	Comparator C2 non-inverting input.	
				AN2	Ι	Analog	Analog input 2.	
				DACOUT	0	Analog	DAC Reference output.	
				VREF-	Ι	Analog	A/D reference voltage (low) input.	
5	22	22	20	RA3/C1IN+/AN3/VREF+				
				RA3	I/O	TTL	Digital I/O.	
				C1IN+	I	Analog	Comparator C1 non-inverting input.	
				AN3	Ι	Analog	Analog input 3.	
				VREF+	Ι	Analog	A/D reference voltage (high) input.	
6	23	23	21	RA4/C1OUT/SRQ/T0CKI				
				RA4	I/O	TTL	Digital I/O.	
				C1OUT	0	CMOS	Comparator C1 output.	
				SRQ	0	TTL	SR Latch Q output.	
				TOCKI	Ι	ST	Timer0 external clock input.	

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

### TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	lumber		<b>B</b> : 1:	Pin	Buffer	
PDIP	TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description
7	24	24	22	RA5/C2OUT/SRNQ/SS1/H	ILVDIN/A	N4	
				RA5	I/O	TTL	Digital I/O.
				C2OUT	0	CMOS	Comparator C2 output.
				SRNQ	0	TTL	SR Latch $\overline{Q}$ output.
				SS1	I	TTL	SPI slave select input (MSSP1).
				HLVDIN	I	Analog	High/Low-Voltage Detect input.
				AN4	I	Analog	Analog input 4.
14	31	33	29	RA6/CLKO/OSC2			
				RA6	I/O	TTL	Digital I/O.
				CLKO	0	_	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				OSC2	0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
13	30	32	28	RA7/CLKI/OSC1			
				RA7	I/O	TTL	Digital I/O.
				CLKI	I	CMOS	External clock source input. Always associated with pin function OSC1.
				OSC1	Ι	ST	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.
33	8	9	8	RB0/INT0/FLT0/SRI/AN12			
				RB0	I/O	TTL	Digital I/O.
				INT0	I	ST	External interrupt 0.
				FLT0	I	ST	PWM Fault input for ECCP Auto-Shutdown.
				SRI	I	ST	SR Latch input.
				AN12	Ι	Analog	Analog input 12.
34	9	10	9	RB1/INT1/C12IN3-/AN10			
				RB1	I/O	TTL	Digital I/O.
				INT1	I	ST	External interrupt 1.
				C12IN3-	I	Analog	Comparators C1 and C2 inverting input.
				AN10	Ι	Analog	Analog input 10.
35	10	11	10	RB2/INT2/CTED1/AN8	1	1	
				RB2	I/O	TTL	Digital I/O.
				INT2	I	ST	External interrupt 2.
				CTED1	I	ST	CTMU Edge 1 input.
				AN8	I	Analog	Analog input 8.
36	11	12	11	RB3/CTED2/P2A/CCP2/C	12IN2-/AI		1
				RB3	I/O	TTL	Digital I/O.
				CTED2	I	ST	CTMU Edge 2 input.
				P2A <sup>(2)</sup>	0	CMOS	Enhanced CCP2 PWM output.
				CCP2 <sup>(2)</sup>	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output
				C12IN2-	I	Analog	Comparators C1 and C2 inverting input.
				AN9	I	Analog	Analog input 9.

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

#### 查询PIC18F24K22供应商 TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	lumber		Din Nama	Pin	Buffer	Description
PDIP	TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description
37	14	14	12	RB4/IOC0/T5G/AN11			·
				RB4	I/O	TTL	Digital I/O.
				IOC0	I	TTL	Interrupt-on-change pin.
				T5G	I	ST	Timer5 external clock gate input.
				AN11	I	Analog	Analog input 11.
38	15	15	13	RB5/IOC1/P3A/CCP3/T3C	KI/T1G/A	N13	
				RB5	I/O	TTL	Digital I/O.
				IOC1	I	TTL	Interrupt-on-change pin.
				P3A <sup>(1)</sup>	0	CMOS	Enhanced CCP3 PWM output.
				CCP3 <sup>(1)</sup>	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output
				Т3СКІ <sup>(2)</sup>	I	ST	Timer3 clock input.
				T1G	Ι	ST	Timer1 external clock gate input.
				AN13	I	Analog	Analog input 13.
39	16	16	14	RB6/IOC2/PGC			
				RB6	I/O	TTL	Digital I/O.
				IOC2	I	TTL	Interrupt-on-change pin.
				PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pin.
40	17	17	15	RB7/IOC3/PGD			
				RB7	I/O	TTL	Digital I/O.
				IOC3	Ι	TTL	Interrupt-on-change pin.
				PGD	I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.
15	32	34	30	RC0/P2B/T3CKI/T3G/T1C	KI/SOSC	0	
				RC0	I/O	TTL	Digital I/O.
				P2B <sup>(2)</sup>	0	CMOS	Enhanced CCP1 PWM output.
				Т3СКІ <sup>(1)</sup>	I	ST	Timer3 clock input.
				T3G	I	ST	Timer3 external clock gate input.
				T1CKI	Ι	ST	Timer1 clock input.
				SOSCO	0		Secondary oscillator output.
16	35	35	31	RC1/P2A/CCP2/SOSCI			
				RC1	I/O	TTL	Digital I/O.
				P2A <sup>(1)</sup>	0	CMOS	Enhanced CCP2 PWM output.
				CCP2 <sup>(1)</sup>	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output
				SOSCI	I	Analog	Secondary oscillator input.
17	36	36	32	RC2/CTPLS/P1A/CCP1/T	5CKI/AN1	4	
				RC2	I/O	TTL	Digital I/O.
				CTPLS	0		CTMU pulse generator output.
				P1A	0	CMOS	Enhanced CCP1 PWM output.
				CCP1	I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output
				T5CKI		ST	Timer5 clock input.
				AN14		Analog	Analog input 14.
Legen		<b>TT</b>	l 		Aatibla inn	Ŭ,	put; ST = Schmitt Trigger input with CMOS levels;

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

### TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Number				Pin	Buffer		
PDIP	TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description
18	37	37	33	RC3/SCK1/SCL1/AN15			1
				RC3	I/O	TTL	Digital I/O.
				SCK1	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).
				SCL1	I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C™ mode (MSSP2).
				AN15	I	Analog	Analog input 15.
23	42	42	38	RC4/SDI1/SDA1/AN16		•	
				RC4	I/O	TTL	Digital I/O.
				SDI1	I	ST	SPI data in (MSSP1).
				SDA1	I/O	ST	I <sup>2</sup> C™ data I/O (MSSP1).
				AN16	I	Analog	Analog input 16.
24	43	43	39	RC5/SDO1/AN17			
				RC5	I/O	TTL	Digital I/O.
				SDO1	0	_	SPI data out (MSSP1).
				AN17	I	Analog	Analog input 17.
25	44	44	40	RC6/TX1/CK1/AN18		0	
				RC6	I/O	TTL	Digital I/O.
				TX1	0	_	EUSART 1 asynchronous transmit.
				CK1	I/O	ST	EUSART 1 synchronous clock (see related RXx/ DTx).
				AN18	I	Analog	Analog input 18.
26	1	1	1	RC7/RX1/DT1/AN19			
				RC7	I/O	TTL	Digital I/O.
				RX1	I	ST	EUSART 1 asynchronous receive.
				DT1	I/O	ST	EUSART 1 synchronous data (see related TXx/ CKx).
				AN19	I	Analog	Analog input 19.
19	38	38	34	RD0/SCK2/SCL2/AN20			
				RD0	I/O	TTL	Digital I/O.
				SCK2	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).
				SCL2	I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C™ mode (MSSP2).
				AN20	I	Analog	Analog input 20.
20	39	39	35	RD1/CCP4/SDI2/SDA2/AM	N21		
				RD1	I/O	TTL	Digital I/O.
				CCP4	I/O	ST	Capture 4 input/Compare 4 output/PWM 4 output.
				SDI2	I	ST	SPI data in (MSSP2).
				SDA2	I/O	ST	I <sup>2</sup> C™ data I/O (MSSP2).
				AN21	I	Analog	Analog input 21.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

#### 查询PIC18F24K22供应商 TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber			Pin	Buffer		
PDIP	TQFP	QFN	UQFN	Pin Name Type Type			Description	
21	40	40	36	RD2/P2B/AN22			·	
				RD2	I/O	TTL	Digital I/O	
				P2B <sup>(1)</sup>	0	CMOS	Enhanced CCP2 PWM output.	
				AN22	I	Analog	Analog input 22.	
22	41	41	37	RD3/P2C/SS2/AN23		•	•	
				RD3	I/O	TTL	Digital I/O.	
				P2C	0	CMOS	Enhanced CCP2 PWM output.	
				SS2	I.	TTL	SPI slave select input (MSSP2).	
				AN23	I	Analog	Analog input 23.	
27	2	2	2	RD4/P2D/SDO2/AN24				
				RD4	I/O	TTL	Digital I/O.	
				P2D	0	CMOS	Enhanced CCP2 PWM output.	
				SDO2	0		SPI data out (MSSP2).	
				AN24	I	Analog	Analog input 24.	
28	3	3	3	RD5/P1B/AN25				
				RD5	I/O	TTL	Digital I/O.	
				P1B	0	CMOS	Enhanced CCP1 PWM output.	
				AN25	I	Analog	Analog input 25.	
29	4	4	4	RD6/P1C/TX2/CK2/AN26				
				RD6	I/O	TTL	Digital I/O.	
				P1C	0	CMOS	Enhanced CCP1 PWM output.	
				TX2	0		EUSART 2 asynchronous transmit.	
				CK2	I/O	ST	EUSART 2 synchronous clock (see related RXx/ DTx).	
				AN26	I	Analog	Analog input 26.	
30	5	5	5	RD7/P1D/RX2/DT2/AN27				
				RD7	I/O	TTL	Digital I/O.	
				P1D	0	CMOS	Enhanced CCP1 PWM output.	
				RX2	I	ST	EUSART 2 asynchronous receive.	
				DT2	I/O	ST	EUSART 2 synchronous data (see related TXx/ CKx).	
				AN27	I	Analog	Analog input 27.	
8	25	25	23	RE0/P3A/CCP3/AN5				
				RE0	I/O	TTL	Digital I/O.	
				P3A <sup>(2)</sup>	0	CMOS	Enhanced CCP3 PWM output.	
				CCP3 <sup>(2)</sup>	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output	
				AN5	I	Analog	Analog input 5.	
9	26	26	24	RE1/P3B/AN6				
				RE1	I/O	TTL	Digital I/O.	
				P3B	0	CMOS	Enhanced CCP3 PWM output.	
				AN6	I	Analog	Analog input 6.	

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

# TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	lumber		Pin Name	Pin	Buffer	Description
PDIP	TQFP	QFN	UQFN	Fill Naille	Туре	Туре	Description
10	27	27	25	RE2/CCP5/AN7			
				RE2	I/O	TTL	Digital I/O.
				CCP5	I/O	ST	Capture 5 input/Compare 5 output/PWM 5 output
				AN7	I	Analog	Analog input 7.
1	18	18	16	RE3/VPP/MCLR			
				RE3	I	ST	Digital input.
				Vpp	Р		Programming voltage input.
				MCLR	I	ST	Active-low Master Clear (device Reset) input.
11,32	7, 28	7, 8, 28, 29	7, 26	VDD	Р	—	Positive supply for logic and I/O pins.
12,31	6, 29	6,30, 31	6, 27	Vss	Р	_	Ground reference for logic and I/O pins.
	12,13, 33,34	13		NC			

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# 查询PIC18F24K22供应商

# 2.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

# 2.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 2-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of three internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The primary clock module can be configured to provide one of six clock sources as the primary clock.

- 1. RC External Resistor/Capacitor
- 2. LP Low-Power Crystal
- 3. XT Crystal/Resonator
- 4. INTOSC Internal Oscillator
- 5. HS High-Speed Crystal/Resonator
- 6. EC External Clock

The HS and EC oscillator circuits can be optimized for power consumption and oscillator speed using settings in FOSC<3:0>. Additional FOSC<3:0> selections enable RA6 to be used as I/O or CLKO (FOSC/4) for RC, EC and INTOSC Oscillator modes.


Primary Clock modes are selectable by the FOSC<3:0> bits of the CONFIG1H Configuration register. The primary clock operation is further defined by these Configuration and register bits:

- 1. PRICLKEN (CONFIG1H<5>)
- 2. PRISD (OSCCON2<2>)
- 3. PLLCFG (CONFIG1H<4>)
- 4. PLLEN (OSCTUNE<6>)
- 5. HFOFST (CONFIG3H<3>)
- 6. IRCF<2:0> (OSCCON<6:4>)
- 7. MFIOSEL (OSCCON2<4>)
- 8. INTSRC (OSCTUNE<7>)

The HFINTOSC, MFINTOSC and LFINTOSC are factory calibrated high, medium and low-frequency oscillators, respectively, which are used as the internal clock sources.

# 查询PIC18F24K22供应商

FIGURE 2-1: SIMPLIFIED OSCILLATOR SYSTEM BLOCK DIAGRAM



#### 查询PIC18F24K22供应商 2.2 Oscillator Contr

# 2.2 Oscillator Control

The OSCCON, OSCCON2 and OSCTUNE registers (Register 2-1 to Register 2-3) control several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

- Main System Clock Selection (SCS)
- Primary Oscillator Circuit Shutdown (PRISD)
- Secondary Oscillator Enable (SOSCGO)
- Primary Clock Frequency 4x multiplier (PLLEN)
- Internal Frequency selection bits (IRCF, INTSRC)
- Clock Status bits (OSTS, HFIOFS, MFIOFS, LFIOFS. SOSCRUN, PLLRDY)
- Power management selection (IDLEN)

### 2.2.1 MAIN SYSTEM CLOCK SELECTION

The System Clock Select bits, SCS<1:0>, select the main clock source. The available clock sources are

- Primary clock defined by the FOSC<3:0> bits of CONFIG1H. The primary clock can be the primary oscillator, an external clock, or the internal oscillator block.
- Secondary clock (secondary oscillator)
- Internal oscillator block (HFINTOSC, MFINTOSC and LFINTOSC).

The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared to select the primary clock on all forms of Reset.

### 2.2.2 INTERNAL FREQUENCY SELECTION

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block. The choices are the LFINTOSC source (31.25 kHz), the MFINTOSC source (31.25 kHz, 250 kHz or 500 kHz) and the HFINTOSC source (16 MHz) or one of the frequencies derived from the HFINTOSC postscaler (31.25 kHz to 8 MHz). If the internal oscillator block is supplying the main clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the output frequency of the internal oscillator is set to the default frequency of 1 MHz.

### 2.2.3 LOW FREQUENCY SELECTION

When a nominal output frequency of 31.25 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit of the OSCTUNE register and MFIOSEL bit of the OSCCON2 register. See Figure 2-2 and Register 2-1 for specific 31.25 kHz selection. This option allows users to select a 31.25 kHz clock (MFINTOSC or HFINTOSC) that can be tuned using the TUN<5:0> bits in OSCTUNE register, while maintaining power savings with a very low clock speed. LFINTOSC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor, regardless of the setting of INTSRC and MFIOSEL bits


This option allows users to select the tunable and more precise HFINTOSC as a clock source, while maintaining power savings with a very low clock speed.

### 2.2.4 POWER MANAGEMENT

The IDLEN bit of the OSCCON register determines whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.


#### 查询PIC18F24K22供应商 FIGURE 2-2: **INTERNAL OSCILLATOR MUX BLOCK DIAGRAM** IRCF<2:0> MFIOSEL INTSRC 3 HF-16 MHz 11 HF-8 MHz 110 HF-4 MHz 101 HF-2 MHz 100 HF-1 MHz 011 MF-500 ĸHz 500 kHz 010 INTOSC HF-500 ĸHz 0 MF-250 ĸHz 1 250 kHz 001 HF-250 ĸHz НF-31.25 кНz MF-31.25 KHz 31.25 kHz 10 LF-31.25 KHz 0x 000

# FIGURE 2-3: PLL SELECT BLOCK DIAGRAM



# TABLE 2-1: PLL SELECT TRUTH TABLE

Primary Clock MUX Source	FOSC<3:0>	PLLCFG	PLLEN	PLL Select
FOSC (any source)	0000-1111	0	0	0
OSC1/OSC2 (external source)	0000-0111	1	х	1
	1010-1111	0	1	1
INTOSC (internal source)	1000-1001	Х	0	0
INTOSC (internal source)	]	Х	1	1



# 查询PIC18F24K22供应商

# REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

IDLEN it 7											
it 7		IRCF<2:0>		OSTS <sup>(1)</sup>	HFIOFS	SCS<	<1:0>				
							bit				
egend:											
= Readable	bit W=	Writable bit	II = Unimn	lemented bit, re	ad as '0'	q = depends or	condition				
n = Value at l		Bit is set	'0' = Bit is o			x = Bit is unkno					
		DIL 13 SEL	0 - Dit 13 (								
it 7	IDLEN: Idle E	Enable bit									
		nters Idle mode nters Sleep mo									
it 6-4		-		ncy Select bits <sup>(</sup>	2)						
	111 = HFINTOSC – (16 MHz) 110 = HFINTOSC/2 – (8 MHz)										
	101 = HFINT	rosc/4 – (4 MI	Hz)								
		FOSC/8 – (2 MI									
	011 = HFINTOSC/16 – (1 MHz) <sup>(3)</sup>										
	If INTSRC =	0 and MFIOSE	EL = 0:								
	010 = HFINT	FOSC/32 – (50	) kHz)								
		FOSC/64 – (25									
	000 = LFINT	OSC – (31.25	kHz)								
	If INTSRC = 1	1 and MFIOSE	L = 0:								
		FOSC/32 – (50	-								
		FOSC/64 – (25)	,								
	000 = HFINI	FOSC/512 – (3 <sup>-</sup>	1.25 KHZ)								
		and MFIOSE									
		TOSC – (500 k TOSC/2 (250	,								
		TOSC/2 – (250 OSC – (31.25									
		000 - (01.20	κι ι <i>Σ</i> )								
		1 and MFIOSE									
		TOSC – (500 k TOSC/2 – (250	,								
		TOSC/16 – (31									
it 3	OSTS: Oscilla	ator Start-up Ti	me-out Status	bit							
		-				FIG1H register					
	0 = Device is	s running from t	he internal os	cillator (HFINTO	OSC, MFINTOS	SC or LFINTOS	C)				
it 2	HFIOFS: HFI	NTOSC Freque	ency Stable bit	:							
		SC frequency is									
		SC frequency is									
it 1-0		ystem Clock S									
		oscillator block ary (SOSC) oso									
		• •		<3:0> in CONFI	IG1H).						
ote 1: Re	set state depen										

- 2: INTOSC source may be determined by the INTSRC bit in OSCTUNE and the MFIOSEL bit in OSCCON2.
- 3: Default output frequency of HFINTOSC on Reset.

R-0/0	R-0/q	U-0	R/W-0/0	R/W-0/u	R/W-1/1	R-x/u	R-0/0		
PLLRDY	SOSCRUN	_	MFIOSEL	SOSCGO <sup>(1)</sup>	PRISD	MFIOFS	LFIOF		
bit 7	1	1				I			
Legend:									
R = Readable	bit W = V	Vritable bit	U = Unimpl	emented bit, rea	d as '0' q	= depends on	condition		
'1' = Bit is set	'0' = E	Bit is cleared	x = Bit is ur	nknown					
-n/n = Value at	POR and BOR	/Value at all ot	her Resets						
bit 7	PLLRDY: PLL	Run Status bit	t						
	1 = System cl 0 = System cl			r, other than 4xP	LL				
bit 6	SOSCRUN: S	OSC Run Stat	us bit						
	1 = System cl 0 = System cl		•	SOSC r, other than SOS	SC				
bit 5	Unimplement	ed: Read as '	)'.						
bit 4	MFIOSEL: MF	INTOSC Sele	ct bit						
	1 = MFINTOS 0 = MFINTOS		ace of HFINT	OSC frequencies	s of 500 kHz, 2	250 kHz and 31	1.25 kHz		
bit 3	<b>SOSCGO<sup>(1)</sup>:</b> S			ontrol bit					
				her sources are	requesting it.				
bit 2	PRISD: Prima								
	1 = Oscillator drive circuit on								
	0 = Oscillator	drive circuit of	f (zero power)						
bit 1	MFIOFS: MFI	NTOSC Freque	ency Stable bit	t					
	1 = MFINTOSC is stable 0 = MFINTOSC is not stable								
1.1.0									
bit 0		-	ncy Stable bit						
	1 = LFINTOSC is stable 0 = LFINTOSC is not stable								

#### 查询PIC18F24K22供应商 2.3 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Clock modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the Oscillator block. The Oscillator block has three internal oscillators: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz Medium-Frequency Internal Oscillator (MFINTOSC) and the 31.25 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS<1:0>) bits of the OSCCON register. See **Section 2.9 "Clock Switching**" for additional information.

# 2.4 External Clock Modes

### 2.4.1 OSCILLATOR START-UP TIMER (OST)

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 2-2.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 2.10 "Two-Speed Clock Start-up Mode").

TABLE 2-2: OSCILLATOR DELAT EXAMPLES									
Switch From	Switch To Frequency		Oscillator Delay						
Sleep/POR	LFINTOSC MFINTOSC HFINTOSC	31.25 kHz 31.25 kHz to 500 kHz 31.25 kHz to 16 MHz	Oscillator Warm-Up Delay (TWARM)						
Sleep/POR	EC, RC	DC – 64 MHz	2 instruction cycles						
LFINTOSC (31.25 kHz)	EC, RC	DC – 64 MHz	1 cycle of each						
Sleep/POR	LP, XT, HS	32 kHz to 40 MHz	1024 Clock Cycles (OST)						
Sleep/POR	4xPLL	32 MHz to 64 MHz	1024 Clock Cycles (OST) + 2 ms						
LFINTOSC (31.25 kHz)	LFINTOSC HFINTOSC	31.25 kHz to 16 MHz	1 μs (approx.)						

# TABLE 2-2: OSCILLATOR DELAY EXAMPLES

### 2.4.2 EC MODE


The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 2-5 shows the pin connections for EC mode.

The External Clock (EC) mode offers a Medium Power (MP) and a High Power (HP) option selectable by the FOSC<3:0> bits. The MP selections are best suited for external clock frequencies between 4 and 16 MHz. The HP selection is best suited for clock frequencies above 16 MHz.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

# FIGURE 2-5:

#### EXTERNAL CLOCK (EC) MODE OPERATION



#### 查询PIC18F24K22供应商 2.4.3 LP, XI, HS MODES


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 2-6). The mode selects a low, medium or high gain setting of the internal inverteramplifier to support various resonator types and speed.

**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode offers a Medium Power (MP) and a High Power (HP) option selectable by the FOSC<3:0> bits. The MP selections are best suited for oscillator frequencies between 4 and 16 MHz. The HP selection has the highest gain setting of the internal inverteramplifier and is best suited for frequencies above 16 MHz. HS mode is best suited for resonators that require a high drive setting.

### FIGURE 2-6: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)




#### Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.

- 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, refer to the following Microchip Application Notes:
  - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
  - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
  - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
  - AN949, "Making Your Oscillator Work" (DS00949)



### CERAMIC RESONATOR OPERATION (XT OR HS MODE)




- 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
- **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

### 查询PIC18F24K22供应商 2.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

### 2.4.4.1 RC Mode

In RC mode, the RC circuit connects to OSC1. OSC2/ CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 2-8 shows the external RC mode connections.



### FIGURE 2-8: EXTERNAL RC MODES

# 2.4.4.2 RCIO Mode

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes a general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · input threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

# 2.5 Internal Clock Modes

The oscillator module has three independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 2-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 2-3).
- The LFINTOSC (Low-Frequency Internal Oscillator) is factory calibrated and operates at 31.25 kHz. The LFINTOSC cannot be useradjusted, but is designed to be stable over temperature and voltage.

The system clock speed can be selected via software using the Internal Oscillator Frequency select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS<1:0>) bits of the OSCCON register. See **Section 2.9 "Clock Switching"** for more information.

### 2.5.1 INTOSC WITH I/O OR CLOCKOUT

Two of the clock modes selectable with the FOSC<3:0> bits of the CONFIG1H Configuration register configure the internal oscillator block as the primary oscillator. Mode selection determines whether OSC2/CLKOUT/ RA7 will be configured as general purpose I/O (RA7) or FOSC/4 (CLKOUT). In both modes, OSC1/CLKIN/RA7 is configured as general purpose I/O. See **Section 24.0 "Special Features of the CPU"** for more information.

The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

### 2.5.1.1 OSCTUNE Register

The HFINTOSC/MFINTOSC oscillator circuits are factory calibrated but can be adjusted in software by writing to the TUN<5:0> bits of the OSCTUNE register (Register 2-3).

The default value of the TUN<5:0> is '000000'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC/MFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

The TUN<5:0> bits in OSCTUNE do not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such

as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block.

The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31.25 kHz frequency option is selected. This is covered in greater detail in **Section 2.2.3 "Low Frequency Selection"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes. For more details about the function of the PLLEN bit, see **Section 2.6.2 "PLL in HFINTOSC Modes"** 

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN <sup>(1)</sup>			TUN<	:5:0>		
bit 7							bit 0
Lowendy							
Legend:	I- 1-:4		:1			-l (0)	
R = Readabl	ie dit	W = Writable b	oit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	red	x = Bit is unkr	nown
bit 7	1 = 31.25 kł 0 = 31.25 kł	ernal Oscillator L Hz device clock o Hz device clock o	lerived from t lerived direct	he MFINTOSC of ly from LFINTOS	or HFINTOSC		
bit 6		quency Multiplier abled for HFINTC abled					
bit 5-0		Frequency Tuning aximum frequence	-	o adjust MFINTC	OSC and HFIN	NTOSC frequer	ncies

#### REGISTER 2-3: OSCTUNE: OSCILLATOR TUNING REGISTER

011110 =	
• • •	
000001 =	
	Oscillator module (HFINTOSC and MFINTOSC) are running at the factory calibrated frequency.
111111 =	
• • •	
100000 <b>=  </b>	Minimum frequency

**Note 1:** The PLLEN bit is active only when the HFINTOSC is the primary clock source (FOSC<2:0> = 100X) and the selected frequency is 8 MHz or 16 MHz (IRCF<2:0> = 11x). Otherwise, the PLLEN bit is unavailable and always reads '0'.

#### 查询PIC18F24K22供应商 2.5.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31.25 kHz internal clock source. The LFINTOSC is not tunable, but is designed to be stable across temperature and voltage. See **Section 27.0 "Electrical Characteristics"** for the LFINTOSC accuracy specifications.

The output of the LFINTOSC can be a clock source to the primary clock or the INTOSC clock (see Figure 2-1). The LFINTOSC is also the clock source for the Powerup Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

## 2.5.3 FREQUENCY SELECT BITS (IRCF)

The HFINTOSC (16 MHz) and MFINTOSC (500 MHz) outputs connect to a divide circuit that provides frequencies of 16 MHz to 31.25 kHz. These divide circuit frequencies, along with the 31.25 kHz LFINTOSC output, are multiplexed to provide a single INTOSC clock output (see Figure 2-1). The IRCF<2:0> bits of the OSCCON register, the MFIOSEL bit of the OSCCON2 register and the INTSRC bit of the OSCTUNE register, select the output frequency of the internal oscillators. One of eight frequencies can be selected via software:

- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz (Default after Reset)
- 500 kHz (MFINTOSC or HFINTOSC)
- 250 kHz (MFINTOSC or HFINTOSC)
- 31 kHz (LFINTOSC, MFINTOSC or HFINTOSC)

### 2.5.4 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block outputs (HFINTOSC/MFINTOSC) for 16 MHz/500 kHz. However, this frequency may drift as VDD or temperature changes. It is possible to adjust the HFINTOSC/MFINTOSC frequency by modifying the value of the TUN<5:0> bits in the OSCTUNE register. This has no effect on the LFINTOSC clock source frequency.

Tuning the HFINTOSC/MFINTOSC source requires knowing when to make the adjustment, in which direction it should be made and, in some cases, how large a change is needed. Three possible compensation techniques are discussed in the following sections. However, other techniques may be used.

### 2.5.4.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

#### 2.5.4.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

## 2.5.4.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1, Timer3 or Timer5 clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

#### <u>查询PIC18F24K22供应商</u> 2.6 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from the crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

#### 2.6.1 PLL IN EXTERNAL OSCILLATOR MODES

The PLL can be enabled for any of the external oscillator modes using the OSC1/OSC2 pins by either setting the PLLCFG bit (CONFIG1H<4>), or setting the PLLEN bit (OSCTUNE<6>). The PLL is designed for input frequencies of 4 MHz up to 16 MHz. The PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 64 MHz. Oscillator frequencies below 4 MHz should not be used with the PLL.

## 2.6.2 PLL IN HFINTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator. When enabled, the PLL multiplies the HFINTOSC by 4 to produce clock rates up to 64 MHz.

Unlike external clock modes, the PLL can only be controlled through software. The PLLEN control bit of the OSCTUNE register is used to enable or disable the PLL operation when the HFINTOSC is used.

## 查询PIC18F24K22供应商

#### 2.7 Effects of Power-Managed Modes on the Various Clock Sources

For more information about the modes discussed in this section see **Section 3.0 "Power-Managed Modes"**. A quick reference list is also available in Table 3-1.

When PRI\_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC\_RUN and SEC\_IDLE), the secondary oscillator (SOSC) is operating and providing the device clock. The secondary oscillator may also run in all power-managed modes if required to clock Timer1, Timer3 or Timer5.

In internal oscillator modes (INTOSC\_RUN and INTOSC IDLE), the internal oscillator block provides the device clock source. The 31.25 kHz LFINTOSC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 24.2 "Watchdog Timer (WDT)", Section 2.10 "Two-Speed Clock Start-up Mode" and Section 2.11 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The HFINTOSC and MFINTOSC outputs may be used directly to clock the device or may be divided down by the postscaler. The HFINTOSC and MFINTOSC outputs are disabled when the clock is provided directly from the LFINTOSC output.

When the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The LFINTOSC is required to support WDT operation. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 27.8 "DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22".

## 2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up. It is enabled by clearing (= 0) the PWRTEN Configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the PLL is enabled with external oscillator modes, the device is kept in Reset for an additional 2 ms, following the OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval TCSD, following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIOSC modes are used as the primary clock source.

When the HFINTOSC is selected as the primary clock, the main system clock can be delayed until the HFINTOSC is stable. This is user selectable by the HFOFST bit of the CONFIG3H Configuration register. When the HFOFST bit is cleared, the main system clock is delayed until the HFINTOSC is stable. When the HFOFST bit is set, the main system clock starts immediately.

In either case, the HFIOFS bit of the OSCCON register can be read to determine whether the HFINTOSC is operating and stable.

### TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC, INTOSC with CLKOUT	Floating, external resistor should pull high	At logic low (clock/4 output)
RC with IO	Floating, external resistor should pull high	Configured as PORTA, bit 6
INTOSC with IO	Configured as PORTA, bit 7	Configured as PORTA, bit 6
EC with IO	Floating, pulled by external clock	Configured as PORTA, bit 6
EC with CLKOUT	Floating, pulled by external clock	At logic low (clock/4 output)
LP, XT, HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

## 2.9 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS<1:0>) bits of the OSCCON register.

PIC18(L)F2X/4XK22 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes**".

#### 2.9.1 SYSTEM CLOCK SELECT (SCS<1:0>) BITS

The System Clock Select (SCS<1:0>) bits of the OSCCON register select the system clock source that is used for the CPU and peripherals.

- When SCS<1:0> = 00, the system clock source is determined by configuration of the FOSC<3:0> bits in the CONFIG1H Configuration register.
- When SCS<1:0> = 10, the system clock source is chosen by the internal oscillator frequency selected by the INTSRC bit of the OSCTUNE register, the MFIOSEL bit of the OSCCON2 register and the IRCF<2:0> bits of the OSCCON register.
- When SCS<1:0> = 01, the system clock source is the 32.768 kHz secondary oscillator shared with Timer1, Timer3 and Timer5.

After a Reset, the SCS<1:0> bits of the OSCCON register are always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS<1:0> bits of the OSCCON register. The user can monitor the SOSCRUN, MFIOFS and LFIOFS bits of the OSCCON2 register, and the HFIOFS and OSTS bits of the OSCCON register to determine the current system clock source.

### 2.9.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<3:0> bits in the CONFIG1H Configuration register, or from the internal clock source. In particular, when the primary oscillator is the source of the primary clock, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

#### 查询PIC18F24K22供应商 2.9.3 CLOCK SWITCH TIMING

When switching between one oscillator and another, the new oscillator may not be operating which saves power (see Figure 2-9). If this is the case, there is a delay after the SCS<1:0> bits of the OSCCON register are modified before the frequency change takes place. The OSTS and IOFS bits of the OSCCON register will reflect the current active status of the external and HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. SCS<1:0> bits of the OSCCON register are modified.
- 2. The old clock continues to operate until the new clock is ready.
- 3. Clock switch circuitry waits for two consecutive rising edges of the old clock after the new clock ready signal goes true.
- 4. The system clock is held low starting at the next falling edge of the old clock.
- 5. Clock switch circuitry waits for an additional two rising edges of the new clock.
- 6. On the next falling edge of the new clock the low hold on the system clock is released and new clock is switched in as the system clock.
- 7. Clock switch is complete.

See Figure 2-1 for more details.

If the HFINTOSC is the source of both the old and new frequency, there is no start-up delay before the new frequency is active. This is because the old and new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in **Section 27.0 "Electrical Characteristics"**, under AC Specifications (Oscillator Module).

## 2.10 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the HFINTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCCON register to
	remain clear.

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 2.4.1 "Oscillator Start-up Timer (OST)**"). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

#### 2.10.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is enabled when all of the following settings are configured as noted:

- Two-Speed Start-up mode is enabled when the IESO of the CONFIG1H Configuration register is set.
- SCS<1:0> (of the OSCCON register) = 00.
- FOSC<2:0> bits of the CONFIG1H Configuration register are configured for LP, XT or HS mode.

Two-Speed Start-up mode becomes active after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

### 2.10.2 IWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin executing by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 external clock cycles.
- 4. OST timed out. External clock is ready.
- 5. OSTS is set.
- 6. Clock switch finishes according to Figure 2-9

#### FIGURE 2-9: CLOCK SWITCH TIMING

#### 2.10.3 CHECKING TWO-SPEED CLOCK STATUS


Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in CONFIG1H Configuration register, or the internal oscillator. OSTS = 0 when the external oscillator is not ready, which indicates that the system is running from the internal oscillator.

High Speed → Low Speed
Old Clock
New Clock
New Clk Ready
IRCF <2:0> Select Old Select New
System Clock
Low Speed High Speed
Old Clock
New Clk Ready
IRCF <2:0> Select Old Select New
System Clock
Note 1: Start-up time includes TOST (1024 TOSC) for external clocks, plus TPLL (approx. 2 ms) for HSPLL mode.

#### 查询PIC18F24K22供应商 2.11 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the CONFIG1H Configuration register. The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC, RC and RCIO).

FIGURE 2-10: FSCM BLOCK DIAGRAM



## 2.11.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64 (see Figure 2-10). Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

## 2.11.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSCFIF of the PIR2 register. The OSCFIF flag will generate an interrupt if the OSCFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation. An automatic transition back to the failed clock source will not occur.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

## 2.11.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared by either one of the following:

- Any Reset
- · By toggling the SCS1 bit of the OSCCON register

Both of these conditions restart the OST. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device automatically switches over to the external clock source. The Fail-Safe condition need not be cleared before the OSCFIF flag is cleared.

## 2.11.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed.

Note:	Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.
-------	--

**Note:** When the device is configured for Fail-Safe clock monitoring in either HS, XT, or LS oscillator modes then the IESO configuration bit should also be set so that the clock will automatically switch from the internal clock to the external oscillator when the OST times out.




TABLE 2-4: REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
OSCCON	IDLEN		IRCF<2:0>			HFIOFS	SCS	32	
OSCCON2	PLLRDY	SOSCRUN	_	MFIOSEL	SOSCGO	PRISD	MFIOFS	LFIOFS	33
OSCTUNE	INTSRC	PLLEN		TUN<5:0>					37
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Clock Sources.

TABLE 2-5: CONFIGURATION REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0	Register on Page
CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG			351		
CONFIG2L	—		_	BORV	/<1:0>	BOREI	N<1:0>	PWRTEN	352
CONFIG3H	MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for Clock Sources.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 3.0 POWER-MANAGED MODES

PIC18(L)F2X/4XK22 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC<sup>®</sup> microcontroller devices. One of the clock switching features allows the controller to use the secondary oscillator (SOSC) in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC<sup>®</sup> microcontroller devices, where all device clocks are stopped.

### 3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- Whether or not the CPU is to be clocked
- The selection of a clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

Mode	OSCO	CON Bits	Module	Clocking	Available Clock and Oscillator Source					
wode	IDLEN <sup>(1)</sup>	SCS<1:0>	CPU	Peripherals	Available Clock and Oscillator Source					
Sleep	0	N/A	Off	Off	None – All clocks are disabled					
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, RC, EC and Internal Oscillator Block <sup>(2)</sup> . This is the normal full-power execution mode.					
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator					
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>					
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC					
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC Oscillator					
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>					

### 3.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the SOSC oscillator)
- · the internal oscillator block

#### 3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. Refer to **Section 2.9 "Clock Switching"** for more information.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

**Note 1:** IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes HFINTOSC and HFINTOSC postscaler, as well as the LFINTOSC source.

### 查询PIC18F24K22供应商

## 3.1.3 MULTIPLE FUNCTIONS OF THE SLEEP COMMAND

The power-managed mode that is invoked with the SLEEP instruction is determined by the value of the IDLEN bit at the time the instruction is executed. If IDLEN = 0, when SLEEP is executed, the device enters the sleep mode and all clocks stop and minimum power is consumed. If IDLEN = 1, when SLEEP is executed, the device enters the IDLE mode and the system clock continues to supply a clock to the peripherals but is disconnected from the CPU.

## 3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

## 3.2.1 PRI\_RUN MODE


The PRI\_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see Section 2.10 "Two-Speed Clock Start-up Mode" for details). In this mode, the device is operated off the oscillator defined by the FOSC<3:0> bits of the CONFIG1H Configuration register.

## 3.2.2 SEC\_RUN MODE

In SEC\_RUN mode, the CPU and peripherals are clocked from the secondary external oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC\_RUN mode is entered by setting the SCS<1:0> bits to '01'. When SEC\_RUN mode is active, all of the following are true:

- The device clock source is switched to the SOSC oscillator (see Figure 3-1)
- The primary oscillator is shut down
- The SOSCRUN bit (OSCCON2<6>) is set
- The OSTS bit (OSCCON2<3>) is cleared



On transitions from SEC\_RUN mode to PRI\_RUN mode, the peripherals and CPU continue to be clocked from the SOSC oscillator, while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the

SOSCRUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up and the SOSC oscillator continues to run.

## 3.2.3 RC\_RUN MODE

In RC RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the LFINTOSC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times. If the primary clock source is the internal oscillator block either LFINTOSC or INTOSC (MFINTOSC or HFINTOSC) – there are no distinguishable differences between the PRI RUN and RC RUN modes during execution. Entering or exiting RC RUN mode, however, causes a clock switch delay. Therefore, if the primary clock source is the internal oscillator block, using RC RUN mode is not recommended.

This mode is entered by setting the SCS1 bit to '1'. To maintain software compatibility with future devices, it is recommended that the SCS0 bit also be cleared, even though the bit is ignored. When the clock source is switched to the INTOSC multiplexer (see Figure 3-1), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF<2:0> bits (OSCCON<6:4>) may be modified at any time to immediately change the clock speed.

When the IRCF bits and the INTSRC bit are all clear, the INTOSC output (HFINTOSC/MFINTOSC) is not enabled and the HFIOFS and MFIOFS bits will remain clear. There will be no indication of the current clock source. The LFINTOSC source is providing the device clocks.


If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC or MFIOSEL is set, then the HFIOFS or MFIOFS bit is set after the INTOSC output becomes stable. For details, see Table 3-2.

Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.


If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, then the HFIOFS or MFIOFS bit will remain set.

On transitions from RC\_RUN mode to PRI\_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-3). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.










### TABLE 3-2: INTERNAL OSCILLATOR FREQUENCY STABILITY BITS

IRCF<2:0>	INTSRC	MFIOSEL	INTOSC Stability Indication
000	0	Х	MFIOFS = 0, HFIOFS = 0 LFINTOSC
000	1	0	MFIOFS = 0, HFIOFS = 1 HFINTOSC
000	1	1	MFIOFS = 1, HFIOFS = 0 MFINTOSC
010 <b>or</b> 001	Х	0	MFIOFS = 0, HFIOFS = 1 HFINTOSC
010 <b>or</b> 001	Х	1	MFIOFS = 1, HFIOFS = 0 MFINTOSC



#### 查询PIC18F24K22供应商 3.3 Sleep Mode

The Power-Managed Sleep mode in the PIC18(L)F2X/ 4XK22 devices is identical to the legacy Sleep mode offered in all other PIC<sup>®</sup> microcontroller devices. It is entered by clearing the IDLEN bit of the OSCCON register and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-4) and all clock source status bits are cleared.

Entering the Sleep mode from either Run or Idle mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LFINTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 3-5), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 24.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

## 3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected by the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.


If the WDT is selected, the LFINTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out, or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

Q1 Q2 Q3 Q4 Q1		· <del>;</del>		:		r	; ·	; ;-	- ►
0sc1			1 1	1 1	1	1 1	1 1 1		
			i	1 1 1	1		1		
CPU		 !				I I I			
Peripheral		1	1		1 T	1	1 1	· · ·	
Sleep			1 	1 1		1 1	1 1		,
		1					- - -	· ·	
Program PC	PC + 2				ı			1	

FIGURE 3-4: TRANSITION TIMING FOR ENTRY TO SLEEP MODE



## 3.4.1 PRI\_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 3-6).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-7).


## 3.4.2 SEC\_IDLE MODE


In SEC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC\_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the SOSC oscillator. The IDLEN and SCS bits are not affected by the wake-up; the SOSC oscillator continues to run (see Figure 3-7).

Note: The SOSC oscillator should already be running prior to entering SEC\_IDLE mode. At least one of the secondary oscillator enable bits (SOSCGO, T1SOSCEN, T3SOSCEN or T5SOSCEN) must be set when the SLEEP instruction is executed. Otherwise, the main system clock will continue to operate in the previously selected mode and the corresponding IDLE mode will be entered (i.e., PRI\_IDLE or RC IDLE).

## FIGURE 3-6: TRANSITION TIMING FOR ENTRY TO IDLE MODE





### 3.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block from the HFINTOSC multiplexer output. This mode allows for controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. It is recommended that SCS0 also be cleared, although its value is ignored, to maintain software compatibility with future devices. The HFINTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the HFINTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or either the INTSRC or MFIOSEL bits are set, the HFINTOSC output is enabled. Either the HFIOFS or the MFIOFS bits become set, after the HFINTOSC output stabilizes after an interval of TIOBST. For information on the HFIOFS and MFIOFS bits, see Table 3-2. Clocks to the peripherals continue while the HFINTOSC source stabilizes. The HFIOFS and MFIOFS bits will remain set if the IRCF bits were previously set at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the HFINTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the HFINTOSC output will not be enabled, the HFIOFS and MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the HFINTOSC multiplexer output. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the HFINTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

## 查询PIC18F24K22供应商

## 3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by any one of the following:

- an interrupt
- · a Reset
- a Watchdog Time-out

This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

#### 3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

The instruction immediately following the SLEEP instruction is executed on all exits by interrupt from Idle or Sleep modes. Code execution then branches to the interrupt vector if the GIE/GIEH bit of the INTCON register is set, otherwise code execution continues without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

### 3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by any one of the following:

- executing a **SLEEP** instruction
- executing a CLRWDT instruction
- the loss of the currently selected clock source when the Fail-Safe Clock Monitor is enabled
- modifying the IRCF bits in the OSCCON register when the internal oscillator block is the device clock source

### 3.5.3 EXIT BY RESET

Exiting Sleep and Idle modes by Reset causes code execution to restart at address 0. See **Section 4.0** "**Reset**" for more details.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator. Exit delays are summarized in Table 3-3.

#### 3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI\_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC, INTOSC, and INTOSCIO modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

## TABLE 3-3: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)
	LP, XT, HS		
Primary Device Clock	HSPLL	Tcsp <sup>(1)</sup>	OSTS
(PRI_IDLE mode)	EC, RC		
	HFINTOSC <sup>(2)</sup>		IOSF
	LP, XT, HS	Tost <sup>(3)</sup>	
T1OSC or LFINTOSC <sup>(1)</sup>	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS
	EC, RC	Tcsd <sup>(1)</sup>	
	HFINTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOSF
	LP, XT, HS	Tost <sup>(4)</sup>	
HFINTOSC <sup>(2)</sup>	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS
HFINT USC 7	EC, RC	TCSD <sup>(1)</sup>	
	HFINTOSC <sup>(1)</sup>	None	IOSF
	LP, XT, HS	Tost <sup>(3)</sup>	
None	HSPLL	Tost + t <sub>PLL</sub> <sup>(3)</sup>	OSTS
(Sleep mode)	EC, RC	TCSD <sup>(1)</sup>	
	HFINTOSC <sup>(1)</sup>	TIOBST <sup>(4)</sup>	IOSF

Note 1: TCSD is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes"). On Reset, HFINTOSC defaults to 1 MHz.

2: Includes both the HFINTOSC 16 MHz source and postscaler derived frequencies.

3: TOST is the Oscillator Start-up Timer. t<sub>PLL</sub> is the PLL Lock-out Timer.

4: Execution continues during the HFINTOSC stabilization period, TIOBST.

### 3.6 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what IDLE mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals. PIC18(L)F2X/4XK22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with control bits in the Peripheral Module Disable (PMD) registers. These bits generically named XXXMD are located in control registers PMD0, PMD1 or PMD2. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and STATUS registers associated with the peripheral are also disabled, so writes to these registers have no effect and read values are invalid.

REGISTER 3-1:	PMD0: PERIPHERAL MODULE DISABLE REGISTER 0
REGISTER 5-1.	FWDU. FERIFIERAL WODDEL DISADLE REGISTER U

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	UART2MD: UART2 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 6	UART1MD: UART1 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 5	TMR6MD: Timer6 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 4	TMR5MD: Timer5 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 3	TMR4MD: Timer4 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 2	TMR3MD: Timer3 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 1	TMR2MD: Timer2 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 0	TMR1MD: Timer1 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1M	
bit 7 bit 0								
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7		ISSP2 Periphe						
					nodule does not lule draws digita	0 1	ower	
bit 6					0			
Sit 0	<b>MSSP1MD:</b> MSSP1 Peripheral Module Disable Control bit 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power							
					lule draws digita			
bit 5	Unimplemen	ted: Read as '	) <b>'</b>					
bit 4	CCP5MD: CC	P5 Peripheral	Module Disat	le Control bit				
	1 = Module is	s disabled, Cloo	ck Source is d	lisconnected, r	nodule does not	t draw digital po	ower	
	0 = Module is enabled, Clock Source is connected, module draws digital power							
bit 3	CCP4MD: CC	P4 Peripheral	Module Disab	ole Control bit				
					nodule does not	• .	ower	
					lule draws digita	al power		
bit 2		P3 Peripheral						
					nodule does not lule draws digita		ower	
bit 1	t 1 <b>CCP2MD:</b> CCP2 Peripheral Module Disable Control bit 1 = Module is disabled, Clock Source is disconnected, module does not draw digi							
bit 1		•			nodule does not	t draw digital po	ower	
bit 1	1 = Module is	s disabled, Cloo	ck Source is d	lisconnected, r	nodule does not lule draws digita	0 1	ower	
bit 1 bit 0	1 = Module is 0 = Module is	s disabled, Cloo	ck Source is d k Source is c	lisconnected, r onnected, mod		0 1	ower	
	1 = Module is 0 = Module is <b>CCP1MD:</b> CC	s disabled, Cloo s enabled, Cloo CP1 Peripheral	ck Source is d k Source is c Module Disat	lisconnected, r onnected, moc ole Control bit		al power		

## 查询PIC18F24K22供应商

REGISTER 3	8-3: PMD2:	PERIPHERA	AL MODULE	DISABLE R	EGISTER 2		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	CTMUMD	CMP2MD	CMP1MD	ADCMD
bit 7						·	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 7-4 bit 3 bit 2 bit 1	CTMUMD: CT 1 = Module is 0 = Module is CMP2MD: Co 1 = Module is 0 = Module is	s enabled, Cloc omparator C2 P s disabled, Cloc	l Module Disa ck Source is d k Source is co Peripheral Moo ck Source is d k Source is co	lisconnected, r onnected, mod dule Disable Co lisconnected, r onnected, mod	nodule does no lule draws digita ontrol bit nodule does no lule draws digita	al power	
bit 0	<ul> <li>1 = Module is</li> <li>0 = Module is</li> <li>ADCMD: ADC</li> <li>1 = Module is</li> </ul>	s disabled, Cloo s enabled, Cloo C Peripheral Mo s disabled, Cloo	ck Source is d k Source is c odule Disable ck Source is d	lisconnected, r onnected, mod Control bit lisconnected, r	nodule does no lule draws digita nodule does no lule draws digita	al power	

#### 查询PIC18F24K22供应商 **4.0 RESET**

The PIC18(L)F2X/4XK22 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

## 4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





## 查询PIC18F24K22供应商

### REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0/0	R/W-q/u	U-0	R/W-1/q	R-1/q	R-1/q	R/W-q/u	R/W-0/q
IPEN	SBOREN <sup>(1)</sup>	_	RI	TO	PD	POR <sup>(2)</sup>	BOR
bit 7				·			bit C
Legend:							
R = Reada		W = Writable			mented bit, rea		
'1' = Bit is s		'0' = Bit is cle				OR/Value at all o	other Resets
x = Bit is u	Inknown	u = unchang	jed	q = depend	s on condition		
bit 7	IPEN: Interru	pt Priority Ena	ble bit				
		iority levels or riority levels o		IC16CXXX Co	mpatibility mod	e)	
bit 6	SBOREN: BO	OR Software E	nable bit <sup>(1)</sup>				
	If BOREN<1:						
	1 = BOR is ei 0 = BOR is di						
		0> = 00, 10 0	• 1 1 •				
		and read as					
bit 5	Unimplemen	ted: Read as	ʻ0 <b>'</b>				
bit 4	RI: RESET IN	struction Flag	bit				
	0 = The RES		was executed		nware or Power evice Reset (mi	r-on Reset) ust be set in fir	mware after a
bit 3		g Time-out Fla	,				
	1 = Set by po	•	DT instruction	or SLEEP inst	ruction		
bit 2	PD: Power-de	own Detection	Flag bit				
			the CLRWDT in				
			SLEEP instruc	ction			
bit 1		on Reset Stat					
		r-on Reset occ on Reset occu		set in software	e after a Power-	on Reset occur	s)
bit 0		out Reset Sta		oot in contrar			0)
			not occurred	(set by firmwa	re only)		
						or Brown-out F	eset occurs)
Note 1:	When CONFIG2L[	[2:1] = 01, the	n the SBOREN	Reset state i	s '1'; otherwise,	it is '0'.	
2:	The actual Reset v	alue of POR i	s determined b	by the type of	device Reset. S	ee the notes fol	lowing this
	register and <b>Secti</b> See Table .	011 4.0 "Reset	State of Regi	191619 101 800			
0.							

**Note 1:** Brown-out Reset is indicated when BOR is '0' and POR is '1' (assuming that both POR and BOR were set to '1' by firmware immediately after POR).

2: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

#### 查询PIC18F24K22供应商 4.2 Master Clear (MCLR)

The  $\overline{\text{MCLR}}$  pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the  $\overline{\text{MCLR}}$  Reset path which detects and ignores small pulses. An internal weak <u>pull-up</u> is enabled when the pin is configured as the  $\overline{\text{MCLR}}$  input.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18(L)F2X/4XK22 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.6** "**PORTE Registers**" for more information.

## 4.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry either leave the pin floating, or tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified. For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit of the RCON register. The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user must manually set the bit to '1' by software following any POR.

#### FIGURE 4-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $15 \text{ k}\Omega < R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

#### 查询PIC18F24K22供应商 4.4 Brown-out Reset (BOR)

PIC18(L)F2X/4XK22 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> bits of the CONFIG2L Configuration register. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR for greater than TBOR will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT. If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

The BOR circuit has an output that feeds into the POR circuit and rearms the POR within the operating range of the BOR. This early rearming of the POR ensures that the device will remain in Reset in the event that VDD falls below the operating range of the BOR circuitry.

### 4.4.1 DETECTING BOR

When BOR is enabled, the  $\overline{\text{BOR}}$  bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of  $\overline{\text{BOR}}$  alone. A more reliable method is to simultaneously check the state of both POR and  $\overline{\text{BOR}}$ . This assumes that the POR and  $\overline{\text{BOR}}$  bits are reset to '1' by software immediately after any POR event. If  $\overline{\text{BOR}}$  is '0' while  $\overline{\text{POR}}$  is '1', it can be reliably assumed that a BOR event has occurred.

## 4.4.2 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the SBOREN control bit of the RCON register. Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to the environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,								
	the BOR Reset voltage level is still set by								
	the BORV<1:0> Configuration bits. It								
	cannot be changed by software.								

### 4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

### 4.4.4 MINIMUM BOR ENABLE TIME

Enabling the BOR also enables the Fixed Voltage Reference (FVR) when no other peripheral requiring the FVR is active. The BOR becomes active only after the FVR stabilizes. Therefore, to ensure BOR protection, the FVR settling time must be considered when enabling the BOR in software or when the BOR is automatically enabled after waking from Sleep. If the BOR is disabled, in software or by reentering Sleep before the FVR stabilizes, the BOR circuit will not sense a BOR condition. The FVRST bit of the VREFCON0 register can be used to determine FVR stability.

BOR Con	figuration	Status of	
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled by software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled by hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled by hardware; must be disabled by reprogramming the Configuration bits.

### 4.5 Device Reset Timers

PIC18(L)F2X/4XK22 devices incorporate three separate on-chip timers that help regulate the Poweron Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

#### 4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18(L)F2X/4XK22 devices is an 11-bit counter which uses the LFINTOSC source as the clock input. This yields an approximate time interval of 2048 x 32  $\mu$ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the LFINTOSC clock and will vary from chip-to-chip due to temperature and process variation.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

#### 4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset, or on exit from all power-managed modes that stop the external oscillator.

### 4.5.3 PLL LOCK TIME-OUT

With the PLL enabled, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed timeout that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

#### 4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, all time-outs will expire, after which, bringing  $\overline{\text{MCLR}}$  high will allow program execution to begin immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC<sup>®</sup> MCU device operating in parallel.


### TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up <sup>(2)</sup> ar	Exit from		
Configuration	<b>PWRTEN</b> = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	66 ms <sup>(1)</sup> + 1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	
HS, XT, LP	66 ms <sup>(1)</sup> + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms <sup>(1)</sup>	—	—	
RC, RCIO	66 ms <sup>(1)</sup>	—	—	
INTIO1, INTIO2	66 ms <sup>(1)</sup>		—	


**Note 1:** 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

### FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)




### FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




## 

## FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



## 查询PIC18F24K22供应商

FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



## 4.6 Reset State of Registers

Some registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. All other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register,  $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used by software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. The table identifies differences between Power-On Reset (POR)/Brown-Out Reset (BOR) and all other Resets, (i.e., Master Clear, WDT Resets, STKFUL, STKUNF, etc.). Additionally, the table identifies register bits that are changed when the device receives a wake-up from WDT or other interrupts.

TABLE 4-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION
	FOR RCON REGISTER

Condition	Program	RCON Register						STKPTR Register	
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u <b>(2)</b>	0	u	u	u	u	u	u
Brown-out Reset	0000h	u <b>(2)</b>	1	1	1	u	0	u	u
MCLR during Power-Managed Run Modes	0000h	<sub>u</sub> (2)	u	1	u	u	u	u	u
MCLR during Power-Managed Idle Modes and Sleep Mode	0000h	<sub>u</sub> (2)	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	ս <b>(2)</b>	u	0	u	u	u	u	u
MCLR during Full Power Execution	0000h	<sub>u</sub> (2)	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep Modes	PC + 2	u <b>(2)</b>	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed Modes	PC + 2 <sup>(1)</sup>	u <b>(2)</b>	u	u	0	u	u	u	u

Legend: u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for SBOREN and unchanged for all other Resets when software BOR is enabled (BOREN<1:0> Configuration bits = 01). Otherwise, the Reset state is '0'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	60
STKPTR	STKFUL	STKUNF	_		S	TKPTR<4:	0>		72

#### TABLE 4-4:REGISTERS ASSOCIATED WITH RESETS

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for Resets.

## 查询PIC18F24K22供应商

### TABLE 4-5: CONFIGURATION REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG2L	_	_	_	BORV	<1:0>	BORE	N<1:0>	PWRTEN	352
CONFIG2H	_	_	WDPS<3:0>				WDTEI	N<1:0>	353
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST	_		_	LVP	_	STRVEN	355

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Resets.

#### 查询PIC18F24K22供应商 5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate buses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.

## 5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

This family of devices contain the following:


- PIC18(L)F23K22, PIC18(L)F43K22: 8 Kbytes of Flash Memory, up to 4,096 single-word instructions
- PIC18(L)F24K22, PIC18(L)F44K22: 16 Kbytes of Flash Memory, up to 8,192 single-word instructions
- PIC18(L)F25K22, PIC18(L)F45K22: 32 Kbytes of Flash Memory, up to 16,384 single-word instructions
- PIC18(L)F26K22, PIC18(L)F46K22: 64 Kbytes of Flash Memory, up to 37,768 single-word instructions

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18(L)F2X/4XK22 devices is shown in Figure 5-1. Memory block details are shown in Figure 20-2.

#### 查询PIC18F24K22供应商

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18(L)F2X/4XK22 DEVICES



#### 5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register are performed through the PCLATH register are performed through the PCU register are performed through the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory. The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

### 5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

### 5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the Global Interrupt Enable (GIE) bits while accessing the stack to prevent inadvertent stack corruption.

### FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



## 5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (stack full) Status bit and the STKUNF (Stack Underflow) Status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31<sup>st</sup> push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

#### 查询PIC18F24K22供应商 5.1.2.3 PUSH and POPInstructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

### REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL <sup>(1)</sup>	STKUNF <sup>(1)</sup>	—			STKPTR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	STKFUL: Stack Full Flag bit <sup>(1)</sup>
bit i	1 = Stack became full or overflowed 0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit <sup>(1)</sup>
	1 = Stack Underflow occurred
	0 = Stack Underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	STKPTR<4:0>: Stack Pointer Location bits

**Note 1:** Bit 7 and bit 6 are cleared by user software or by a POR.

#### 5.1.2.4 Stack Full and Underflow Resets

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 5.1.3 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

#### 查询PIC18F24K22供应商 EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1,	FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1		
RETURN,	FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

## 5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

#### 5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

#### 查询PIC18F24K22供应商 5.2 PIC18 Instruction Cycle

#### 5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

#### 5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

	Тсү0	TCY1	TCY2	TCY3	TCY4	Tcy5
1. MOVLW 55h	Fetch 1	Execute 1			·	
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Fo	rced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address	SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

#### 5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as either two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

#### FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY

				<b>LSB =</b> 1	LSB = 0	Word Address $\downarrow$
	Program N	1emory				000000h
	Byte Locat	ions $\rightarrow$				000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 4	456h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

### 5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instruction always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.6 "PIC18 Instruction Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

#### EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

#### 查询PIC18F24K22供应商 5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.5 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. Figures 5-5 through 5-7 show the data memory organization for the PIC18(L)F2X/4XK22 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

#### 5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figures 5-5 through 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.


While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figures 5-5 through 5-7 indicate which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

#### 查询PIC18F24K22供应商 FIGURE 5-5: DATA MEMORY MAP FOR PIC18(L)F23K22 AND PIC18(L)F43K22 DEVICES When 'a' = 0: BSR<3:0> **Data Memory Map** The BSR is ignored and the Access Bank is used. 000h 00h Access RAM = 0000 05Fh The first 96 bytes are Bank 0 060h GPR general purpose RAM FFh 0FFh (from Bank 0). 100h 00h = 0001 GPR The second 160 bytes are Bank 1 Special Function Registers 1FFh FFh 200h (from Bank 15). 00h = 0010 Bank 2 FFh 2FFh When 'a' = 1: 300h 00h = 0011 The BSR specifies the Bank Bank 3 used by the instruction. FFh 3FFh 400h 00h = 0100 Bank 4 FFh 4FFh 500h 00h = 0101 Bank 5 5FFh FFh 00h 600h = 0110 Bank 6 **Access Bank** FFh 6FFh 700h 00h 00h = 0111 Access RAM Low Bank 7 5Fh FFh 7FFh Access RAM High 60h 00h 800h (SFRs) = 1000 FFh Bank 8 FFh 8FFh Unused 900h 00h = 1001 Bank 9 Read 00h 9FFh FFh A00h 00h = 1010 Bank 10 FFh AFFh B00h 00h = 1011 Bank 11 FFh BFFh C00h = 1100 00h Bank 12 CFFh FFh D00h = 1101 00h Bank 13 DFFh FFh E00h 00h = 1110 Bank 14 EFFh FFh F00h 00h Unused = 1111 F37h Bank 15 F38h SFR<sup>(1)</sup> Note 1: Addresses F38h through F5Fh are F5Fh also used by SFRs, but are not F60h part of the Access RAM. Users must always use the complete SFR address or load the proper BSR value to access these registers. FFh FFFh

### 查询PIC18F24K22供应商


#### FIGURE 5-6: DATA MEMORY MAP FOR PIC18(L)F24K22 AND PIC18(L)F44K22 DEVICES




#### 查询PIC18F24K22供应商 FIGURE 5-7: DATA MEMORY MAP FOR PIC18(L)F25K22 AND PIC18(L)F45K22 DEVICES When 'a' = 0: BSR<3:0> **Data Memory Map** The BSR is ignored and the Access Bank is used. 000h 00h Access RAM 05Fh 060h = 0000 The first 96 bytes are Bank 0 GPR general purpose RAM FFh 0FFh (from Bank 0). 00h 100h = 0001 GPR The second 160 bytes are Bank 1 Special Function Registers FFh 1FFh 200h (from Bank 15). 00h = 0010 Bank 2 GPR FFh 2FFh When 'a' = 1: 300h 00h = 0011 The BSR specifies the Bank Bank 3 GPR used by the instruction. 3FFh FFh 400h 00h = 0100 Bank 4 GPR FFh 4FFh 500h 00h = 0101 Bank 5 GPR 5FFh FFh 00h 600h = 0110 Bank 6 Access Bank FFh 6FFh 700h 00h 00h = 0111 Access RAM Low Bank 7 5Fh FFh 7FFh Access RAM High 60h 800h (SFRs) 00h = 1000 FFh Bank 8 8FFh FFh 900h 00h = 1001 Bank 9 9FFh FFh A00h 00h Unused = 1010 Bank 10 Read 00h AFFh FFh B00h 00h = 1011 Bank 11 BFFh FFh C00h = 1100 00h Bank 12 CFFh FFh D00h = 1101 00h Bank 13 DFFh FFh E00h 00h = 1110 Bank 14 EFFh FFh 00h F00h Unused = 1111 F37h Bank 15 F38h SFR<sup>(1)</sup> Note 1: Addresses F38h through F5Fh are F5Fh also used by SFRs, but are not F60h part of the Access RAM. Users must always use the complete SFR address or load the proper BSR value to access these registers. FFh FFFh

### 查询PIC18F24K22供应商

#### FIGURE 5-8: DATA MEMORY MAP FOR PIC18(L)F26K22 AND PIC18(L)F46K22 DEVICES





#### 查询PIC18F24K22供应商 5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figures 5-5 through 5-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

#### 5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F38h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

#### SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F2X/4XK22 DEVICES **TABLE 5-1:**

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FD7h	TMR0H	FAFh	SPBRG1	F87h	(2)	F5Fh	CCPR3H
FFEh	TOSH	FD6h	TMR0L	FAEh	RCREG1	F86h	(2)	F5Eh	CCPR3L
FFDh	TOSL	FD5h	TOCON	FADh	TXREG1	F85h	(2)	F5Dh	CCP3CON
FFCh	STKPTR	FD4h	(2)	FACh	TXSTA1	F84h	PORTE	F5Ch	PWM3CON
FFBh	PCLATU	FD3h	OSCCON	FABh	RCSTA1	F83h	PORTD <sup>(3)</sup>	F5Bh	ECCP3AS
FFAh	PCLATH	FD2h	OSCCON2	FAAh	EEADRH <sup>(4)</sup>	F82h	PORTC	F5Ah	PSTR3CON
FF9h	PCL	FD1h	WDTCON	FA9h	EEADR	F81h	PORTB	F59h	CCPR4H
FF8h	TBLPTRU	FD0h	RCON	FA8h	EEDATA	F80h	PORTA	F58h	CCPR4L
FF7h	TBLPTRH	FCFh	TMR1H	FA7h	EECON2 <sup>(1)</sup>	F7Fh	IPR5	F57h	CCP4CON
FF6h	TBLPTRL	FCEh	TMR1L	FA6h	EECON1	F7Eh	PIR5	F56h	CCPR5H
FF5h	TABLAT	FCDh	T1CON	FA5h	IPR3	F7Dh	PIE5	F55h	CCPR5L
FF4h	PRODH	FCCh	T1GCON	FA4h	PIR3	F7Ch	IPR4	F54h	CCP5CON
FF3h	PRODL	FCBh	SSP1CON3	FA3h	PIE3	F7Bh	PIR4	F53h	TMR4
FF2h	INTCON	FCAh	SSP1MSK	FA2h	IPR2	F7Ah	PIE4	F52h	PR4
FF1h	INTCON2	FC9h	SSP1BUF	FA1h	PIR2	F79h	CM1CON0	F51h	T4CON
FF0h	INTCON3	FC8h	SSP1ADD	FA0h	PIE2	F78h	CM2CON0	F50h	TMR5H
FEFh	INDF0 <sup>(1)</sup>	FC7h	SSP1STAT	F9Fh	IPR1	F77h	CM2CON1	F4Fh	TMR5L
FEEh	POSTINC0 <sup>(1)</sup>	FC6h	SSP1CON1	F9Eh	PIR1	F76h	SPBRGH2	F4Eh	T5CON
FEDh	POSTDEC0 <sup>(1)</sup>	FC5h	SSP1CON2	F9Dh	PIE1	F75h	SPBRG2	F4Dh	T5GCON
FECh	PREINC0 <sup>(1)</sup>	FC4h	ADRESH	F9Ch	HLVDCON	F74h	RCREG2	F4Ch	TMR6
FEBh	PLUSW0 <sup>(1)</sup>	FC3h	ADRESL	F9Bh	OSCTUNE	F73h	TXREG2	F4Bh	PR6
FEAh	FSR0H	FC2h	ADCON0	F9Ah	(2)	F72h	TXSTA2	F4Ah	T6CON
FE9h	FSR0L	FC1h	ADCON1	F99h	(2)	F71h	RCSTA2	F49h	CCPTMRS0
FE8h	WREG	FC0h	ADCON2	F98h	(2)	F70h	BAUDCON2	F48h	CCPTMRS1
FE7h	INDF1 <sup>(1)</sup>	FBFh	CCPR1H	F97h	(2)	F6Fh	SSP2BUF	F47h	SRCON0
FE6h	POSTINC1 <sup>(1)</sup>	FBEh	CCPR1L	F96h	TRISE	F6Eh	SSP2ADD	F46h	SRCON1
FE5h	POSTDEC1 <sup>(1)</sup>	FBDh	CCP1CON	F95h	TRISD <sup>(3)</sup>	F6Dh	SSP2STAT	F45h	CTMUCONH
FE4h	PREINC1 <sup>(1)</sup>	FBCh	TMR2	F94h	TRISC	F6Ch	SSP2CON1	F44h	CTMUCONL
FE3h	PLUSW1 <sup>(1)</sup>	FBBh	PR2	F93h	TRISB	F6Bh	SSP2CON2	F43h	CTMUICON
FE2h	FSR1H	FBAh	T2CON	F92h	TRISA	F6Ah	SSP2MSK	F42h	VREFCON0
FE1h	FSR1L	FB9h	PSTR1CON	F91h	(2)	F69h	SSP2CON3	F41h	VREFCON1
FE0h	BSR	FB8h	BAUDCON1	F90h	(2)	F68h	CCPR2H	F40h	VREFCON2
FDFh	INDF2 <sup>(1)</sup>	FB7h	PWM1CON	F8Fh	(2)	F67h	CCPR2L	F3Fh	PMD0
FDEh	POSTINC2 <sup>(1)</sup>	FB6h	ECCP1AS	F8Eh	(2)	F66h	CCP2CON	F3Eh	PMD1
FDDh	POSTDEC2 <sup>(1)</sup>	FB5h	(2)	F8Dh	LATE <sup>(3)</sup>	F65h	PWM2CON	F3Dh	PMD2
FDCh	PREINC2 <sup>(1)</sup>	FB4h	T3GCON	F8Ch	LATD <sup>(3)</sup>	F64h	ECCP2AS	F3Ch	ANSELE
FDBh	PLUSW2 <sup>(1)</sup>	FB3h	TMR3H	F8Bh	LATC	F63h	PSTR2CON	F3Bh	ANSELD
FDAh	FSR2H	FB2h	TMR3L	F8Ah	LATB	F62h	IOCB	F3Ah	ANSELC
FD9h	FSR2L	FB1h	T3CON	F89h	LATA	F61h	WPUB	F39h	ANSELB
FD8h	STATUS	FB0h	SPBRGH1	F88h	(2)	F60h	SLRCON	F38h	ANSELA

Note1:This is not a physical register.2:Unimplemented registers are read as '0'.3:PIC18(L)F4XK22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

### 查询PIC18F24K22供应商

#### TABLE 5-2: **REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		i <u>e on</u> , BOR
FFFh	TOSU	_	_	_		Top-of-Stack,	Upper Byte (T	OS<20:16>)		0	0000
FFEh	TOSH			Тор-	of-Stack, High	Byte (TOS<15	5:8>)			0000	0000
FFDh	TOSL			Тор	o-of-Stack, Low	Byte (TOS<7	:0>)			0000	0000
FFCh	STKPTR	STKFUL	STKUNF	_		ç	STKPTR<4:0>			00-0	0000
FFBh	PCLATU	_	_	_		Holding F	Register for PC	<20:16>		0	0000
FFAh	PCLATH			F	Iolding Registe	er for PC<15:8	>			0000	0000
FF9h	PCL				Holding Regist	er for PC<7:0>	>			0000	0000
FF8h	TBLPTRU	_	_	Pr	ogram Memor	y Table Pointer	r Upper Byte(T	BLPTR<21:16	S>)	00	0000
FF7h	TBLPTRH		F	Program Memo	ory Table Point	er High Byte(T	BLPTR<15:8>	)		0000	0000
FF6h	TBLPTRL		Р	rogram Memo	ry Table Point	er Low Byte(TE	3LPTR<7:0>)			0000	0000
FF5h	TABLAT				Program Mem	ory Table Latc	h			0000	0000
FF4h	PRODH				Product Regis	ter, High Byte				XXXX	XXXX
FF3h	PRODL				Product Regis	ter, Low Byte				XXXX	XXXX
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x
FF1h	INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111	-1-1
FF0h	INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0	0-00
FEFh	INDF0	Uses cont	ents of FSR0	to address dat	ta memory – va	alue of FSR0 r	not changed (ne	ot a physical r	egister)		
FEEh	POSTINC0				,		ost-incremente		<b>v</b> ,		
FEDh	POSTDEC0								<b>č</b> /		
FECh	PREINC0		Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)								
FEBh	PLUSW0		Jses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W								
FEAh	FSR0H	—	—	_	_	Indirect Dat	a Memory Add	ress Pointer 0	), High Byte		0000
FE9h	FSR0L	In	direct Data Me	emory Address	s Pointer 0, Lo	w Byte				XXXX	XXXX
FE8h	WREG			١	Norking Regis	ter				XXXX	XXXX
FE7h	INDF1	Uses cor	tents of FSR1	to address da	ata memory –	value of FSR1	not changed (i	not a physical	register)		
FE6h	POSTINC1	Uses cor	tents of FSR1	to address da	ata memory –	value of FSR1	post-incremen	ted (not a phy	vsical register)		
FE5h	POSTDEC1	Uses con	itents of FSR1	to address da	ata memory – v	alue of FSR1	post-decremer	nted (not a phy	ysical register		
FE4h	PREINC1	Uses cor	tents of FSR1	to address da	ata memory –	value of FSR1	pre-increment	ed (not a phys	sical register)		
FE3h	PLUSW1	Uses conter	nts of FSR1 to	address data		ue of FSR1 pre 1 offset by W	e-incremented	(not a physica	al register) –		
FE2h	FSR1H	_	_		_	Indirect Dat	a Memory Add	ress Pointer 1	, High Byte		0000
FE1h	FSR1L			Indirect Data N	Memory Addre	ss Pointer 1, L	ow Byte			XXXX	XXXX
FE0h	BSR	_	_	_	_		Bank Selec	t Register			0000
FDFh	INDF2	Uses cor	ntents of FSR	2 to address d	ata memory –	value of FSR2	not changed (	not a physical	l register)		
FDEh	POSTINC2	Uses cor	ntents of FSR2	2 to address d	ata memory –	value of FSR2	post-incremer	ited (not a phy	/sical register)		
FDDh	POSTDEC2	Uses cor	ntents of FSR2	2 to address d	ata memory –	value of FSR2	post-decreme	nted (not a ph	ysical register	)	
FDCh	PREINC2						2 pre-incremen				
FDBh	PLUSW2	Uses conter	nts of FSR2 to	address data	,	ue of FSR2 pre 2 offset by W	e-incremented	(not a physica	al register) –		
FDAh	FSR2H	—	—	_		Indirect Dat	a Memory Add	ress Pointer 2	, High Byte		0000
FD9h	FSR2L		Iı	ndirect Data M	lemory Addres	s Pointer 2, Lo	ow Byte			XXXX	XXXX
FD8h	STATUS	_	_	_	N	OV	Z	DC	С		XXXX
FD7h	TMR0H				Timer0 Registe	er, High Byte		I	1		0000
FD6h	TMR0L				Timer0 Regist					xxxx	
FD5h	TOCON	TMR00N	T08BIT	TOCS	TOSE	PSA		T0PS<2:0>		1111	
	OSCCON	IDLEN		IRCF<2:0>	-	OSTS	HFIOFS		<1:0>		q000
FD3h											7000

Legend:  $\rm x$  = unknown,  $\rm u$  = unchanged, — = unimplemented,  $\rm q$  = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

2:

PIC18(L)F2XK22 devices only. PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only. 3:

PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 4:

#### 查询PIC18F24K22供应商 REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES TABLE 5-2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR	
FD1h	WDTCON	_	_	_	—	_	_	_	SWDTEN	0	
FD0h	RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	01-1 1100	
FCFh	TMR1H				Timer1 Registe	er, High Byte				XXXX XXXX	
FCEh	TMR1L			_	Timer1 Registe	er, Low Byte		_		XXXX XXXX	
FCDh	T1CON	TMR1C	S<1:0>	T1CKF	PS<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	0000 0000	
FCCh	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 xx00	
FCBh	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	
FCAh	SSP1MSK				SSP1 MASK F	egister bits				1111 1111	
FC9h	SSP1BUF			SSP1	Receive Buffer	/Transmit Regi	ister			XXXX XXXX	
FC8h	SSP1ADD	SSP1	Address Regis	ster in I <sup>2</sup> C Sla	ve Mode. SSP	1 Baud Rate R	eload Register	r in I <sup>2</sup> C Master	r Mode	0000 0000	
FC7h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	
FC6h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		0000 0000	
FC5h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	
FC4h	ADRESH				A/D Result,	High Byte				XXXX XXXX	
FC3h	ADRESL				A/D Result,	Low Byte				XXXX XXXX	
FC2h	ADCON0	_			CHS<4:0>			GO/DONE	ADON	00 0000	
FC1h	ADCON1	TRIGSEL	_	_	_	PVCF	G<1:0>	NVCF	G<1:0>	0 0000	
FC0h	ADCON2	ADFM	_		ACQT<2:0>			ADCS<2:0>		0-00 0000	
FBFh	CCPR1H			Captu	re/Compare/PV	VM Register 1,	High Byte			XXXX XXXX	
FBEh	CCPR1L	Capture/Compare/PWM Register 1, Low Byte							XXXX XXXX		
FBDh	CCP1CON	P1M<1:0> DC1B<1:0> CCP1M<3:0>							0000 0000		
FBCh	TMR2				Timer2 F	Register				0000 0000	
FBBh	PR2				Timer2 Peri	od Register				1111 1111	
FBAh	T2CON	_		T2OUT	PS<3:0>	-	TMR2ON	T2CKP	PS<1:0>	-000 0000	
FB9h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	
FB8h	BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	0100 0-00	
FB7h	PWM1CON	P1RSEN				P1DC<6:0>				0000 0000	
FB6h	ECCP1AS	CCP1ASE		CCP1AS<2:0	>	P1SSA	C<1:0>	P1SSB	D<1:0>	0000 0000	
FB4h	T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T <u>3GGO</u> / DONE	T3GVAL	Т30	GSS	0000 0x00	
FB3h	TMR3H				Timer3 Registe	er, High Byte				XXXX XXXX	
FB2h	TMR3L				Timer3 Registe	er, Low Byte				XXXX XXXX	
FB1h	T3CON	TMR3C	S<1:0>	T3CKF	PS<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	0000 0000	
FB0h	SPBRGH1			EUSAR	T1 Baud Rate	Generator, Hig	h Byte			0000 0000	
FAFh	SPBRG1			EUSAR	T1 Baud Rate	Generator, Lov	w Byte			0000 0000	
FAEh	RCREG1				T1 Receive Re					0000 0000	
FADh	TXREG1			EUSAR	T1 Transmit R	egister				0000 0000	
FACh	TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	
FABh	RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	
FAAh	EEADRH <sup>(5)</sup>	_	_	_	_	_	_		R<9:8>	00	
FA9h	EEADR		EEADR<7:0>								
FA8h	EEDATA		EEPROM Data Register								
FA7h	EECON2		EEPROM Control Register 2 (not a physical register)								
FA6h	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	00 xx-0 x000	
FA5h	IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	0000 0000	
FA4h	PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	0000 0000	
	PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	0000 0000	

Legend:  ${\rm x}$  = unknown,  ${\rm u}$  = unchanged, — = unimplemented,  ${\rm q}$  = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only. PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 3:

4:

### 查询PIC18F24K22供应商

#### TABLE 5-2: **REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOF	
FA2h	IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	1111 111	
FA1h	PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	0000 000	
FA0h	PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	0000 000	
F9Fh	IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	-111 111	
F9Eh	PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	-000 000	
F9Dh	PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	-000 000	
F9Ch	HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>	•	0000 000	
F9Bh	OSCTUNE	INTSRC	PLLEN			TUN	<5:0>			00xx xxx	
F96h	TRISE	WPUE3	_	—	—	—	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	111	
F95h	TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 111	
F94h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 111	
F93h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 111	
F92h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 111	
F8Dh	LATE <sup>(1)</sup>	_	_	_	_	_	LATE2	LATE1	LATE0	xx	
F8Ch	LATD <sup>(1)</sup>	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX XXX	
F8Bh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXX	
F8Ah	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXX	
F89h	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX XXX	
	PORTE <sup>(2)</sup>	_	_	_	_	RE3	_	_	_	x	
F84h	PORTE <sup>(1)</sup>	_	_	_	_	RE3	RE2	RE1	RE0	x00	
F83h	PORTD <sup>(1)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	0000 000	
F82h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000 00x	
F81h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxx0 000	
F80h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 000	
F7Fh	IPR5	_	_		_	_	TMR6IP	TMR5IP	TMR4IP	11	
F7Eh	PIR5	_	_			_	TMR6IF	TMR5IF	TMR4IF	11	
F7Dh	PIE5	_		_	_	_	TMR6IE	TMR5IE	TMR4IE	00	
F7Ch	IPR4	_		_	_	_	CCP5IP	CCP4IP	CCP3IP	00	
F7Bh	PIR4		_	_	_	_	CCP5IF	CCP4IF	CCP3IF	00	
F7Ah	PIE4				_	_	CCP5IE	CCP4IE	CCP3IE	00	
F79h	CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R		l<1:0>	0000 100	
F78h	CM2CON0	C2ON	C2OUT	C2OE	C1POL	C2SP	C1R C2R		I<1:0>	0000 100	
F77h	CM2CON0	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	0000 100	
F76h	SPBRGH2	MCTOOT	10102001		T2 Baud Rate			CIGINC	0231110	0000 000	
	SPBRG12					, ,					
F75h F74h					RT2 Baud Rate		w byle			0000 000	
	RCREG2 TXREG2					0				0000 000	
F73h		0000	TVO		T2 Transmit R		DDOUL	TOMT	TYOD	0000 000	
F72h	TXSTA2	CSRC	TX9	TXEN	SYNC		BRGH		TX9D	0000 001	
F71h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000	
F70h	BAUDCON2	ABDOVF	RCIDL	DTRXP		BRG16	inter	WUE	ABDEN	01x0 0-0 xxxx xxx	
F6Fh	SSP2BUF	000004	SSP2 Receive Buffer/Transmit Register SSP2 Address Register in I <sup>2</sup> C Slave Mode. SSP2 Baud Rate Reload Register in I <sup>2</sup> C Master Mode								
F6Eh	SSP2ADD			_	r	r				0000 000	
F6Dh	SSP2STAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 000	
F6Ch	SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	1		0000 000	
F6Bh	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 000	
F6Ah	SSP2MSK				SSP1 MASK I					1111 111	
F69h	SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 000	

Legend:  $\rm x$  = unknown,  $\rm u$  = unchanged, — = unimplemented,  $\rm q$  = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

2:

PIC18(L)F2XK22 devices only. PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only. 3:

PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 4:

#### 查询PIC18F24K22供应商 TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value or</u> POR, BO
F68h	CCPR2H			Capture/C	ompare/PWM	Register 2, Hig	gh Byte			XXXX XXX
F67h	CCPR2L			Capture/C	ompare/PWM	Register 2, Lov	w Byte			XXXX XXX
F66h	CCP2CON	P2M<	<1:0>	DC2E	3<1:0>		CCP2N	<3:0>		0000 000
F65h	PWM2CON	P2RSEN				P2DC<6:0>				0000 000
F64h	ECCP2AS	CCP2ASE		CCP2AS<2:0	>	P2SSA	\C<1:0>	P2SSB	D<1:0>	0000 000
F63h	PSTR2CON	-	—	—	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 000
F62h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—	_	-	1111
F61h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 111
Feab	SLRCON <sup>(2)</sup>	-	—	—	—	—	SLRC	SLRB	SLRA	12
F60h	SLRCON <sup>(1)</sup>		—	—	SLRE	SLRD	SLRC	SLRB	SLRA	1 112
F5Fh	CCPR3H			Capture/	Compare/PWN	/I Register 3, H	ligh Byte			XXXX XXX
F5Eh	CCPR3L			Capture/	Compare/PWN	A Register 3, L	ow Byte			XXXX XXX
F5Dh	CCP3CON	P3M•	<1:0>	DC3E	3<1:0>		CCP3N	<3:0>		0000 000
F5Ch	PWM3CON	P3RSEN				P3DC<6:0>				0000 000
F5Bh	ECCP3AS	CCP3ASE		CCP3AS<2:0	>	P3SSA	\C<1:0>	P3SSB	D<1:0>	0000 000
F5Ah	PSTR3CON	_	_	_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	0 000
F59h	CCPR4H		•	Capture/	Compare/PWI	M Register 4, H	ligh Byte			XXXX XXX
F58h	CCPR4L			Capture/	Compare/PW	M Register 4, L	ow Byte			XXXX XXX
F57h	CCP4CON		DC4B<1:0> CCP4M<3:0>						00 000	
F56h	CCPR5H		Capture/Compare/PWM Register 5, High Byte						XXXX XXX	
F55h	CCPR5L		Capture/Compare/PWM Register 5, Low Byte						XXXX XXX	
F54h	CCP5CON	_	DC5B<1:0> CCP5M<3:0>					00 000		
F53h	TMR4				Timer4	Register				0000 000
F52h	PR4					riod Register				1111 11:
F51h	T4CON			T4OUT	PS<3:0>		TMR4ON	T4CKP	S<1:0>	-000 000
F50h	TMR5H				Timer5 Regist	er, High Byte				0000 000
F4Fh	TMR5L				Timer5 Regist	er, Low Byte				0000 000
F4Eh	T5CON	TMR5C	S<1:0>	T5CKF	PS<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	0000 000
F4Dh	T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T <u>5GGO</u> / DONE	T5GVAL	T50	SSS	0000 0x(
F4Ch	TMR6				Timer6 Regist	er				0000 000
F4Bh	PR6				Timer6 Period	l Register				1111 11:
F4Ah	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKP	S<1:0>	-000 000
F49h	CCPTMRS0	C3TSE	L<1:0>	_	C2TSE	L<1:0>	_	C1TSE	L<1:0>	00-0 0-0
F48h	CCPTMRS1	_	_	_	_	C5TSE	EL<1:0>	C4TSE	L<1:0>	000
F47h	SRCON0	SRLEN		SRCLK<2:0>	•	SRQEN	SRNQEN	SRPS	SRPR	0000 000
F46h	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 000
F45h	CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	0000 000
F44h	CTMUCONL	EDG2POL	EDG2S	EL<1:0>	EDG1POL	EDG1S	EL<1:0>	EDG2STAT	EDG1STAT	0000 000
F43h	CTMUICON			ITRI	M<5:0>			IRNG	<1:0>	0000 000
F42h	VREFCON0	FVREN	FVRST		6<1:0>	_	_	_	_	0001
F41h	VREFCON1	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	000- 00-
F40h	VREFCON2	_	_	_	1	1	DACR<4:0>			0 000
F3Fh	PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	0000 000
F3Eh	PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	00-0 000
F3Dh	PMD2	_	_	_	_	CTMUMD	CMP2MD	CMP1MD	ADCMD	000
F3Ch	ANSELE <sup>(1)</sup>		_	_	_	_	ANSE2	ANSE1	ANSE0	12
F3Bh	ANSELD <sup>(1)</sup>	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 11:

 $\label{eq:logend: second sec$ 

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

3: PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

### 查询PIC18F24K22供应商

TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
F3Ah	ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2			1111 11
F39h	ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111
F38h	ANSELA		—	ANSA5		ANSA3	ANSA2	ANSA1	ANSA0	1- 1111

**Legend:** x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

**3:** PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

#### 5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 25.2 and Table 25-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

### REGISTER 5-2: STATUS: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
_	—	_	N	OV	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>			
bit 7							bit (			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, reac	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
			e.1							
bit 7-5	-	nted: Read as '	0.							
bit 4	N: Negative		ith months (thus)		It is diapted whe					
		ed for signed ar	ithmetic (two s	s complement).	It indicates who	ether the result	was negative			
	(ALU MSB = 1).									
	1 = Result was negative 0 = Result was positive									
bit 3	OV: Overflow bit									
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of the 7-bit magni-									
		auses the sign		,	•					
		v occurred for si	gned arithmet	ic (in this arithn	netic operation)	1				
		flow occurred								
bit 2	Z: Zero bit									
		ult of an arithme								
		ult of an arithme	•			(1)				
bit 1	0	arry/Borrow bit () out from the 4th		•	,	.')				
		-out from the 4th			curreu					
bit 0	•	rrow bit (ADDWF,			nstructions) <sup>(1)</sup>					
	1 = A carry-	out from the Mo	st Significant I	oit of the result	occurred					
	0 = No carry	-out from the M	ost Significant	t bit of the resul	t occurred					
Note 1: Fo	r Borrow, the p	olarity is revers	ed. A subtract	ion is executed	by adding the	two's complem	ent of the			
		For rotate (RRF,								

bit of the source register.

#### 查询PIC18F24K22供应商 5.4 Data Addressing Modes

Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

## 5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

#### 5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

#### EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

		LFSR	FSR0, 100h	;	
NE	XT	CLRF	POSTINCO	;	Clear INDF
				;	register then
				;	inc pointer
		BTFSS	FSROH, 1	;	All done with
				;	Bank1?
		BRA	NEXT	;	NO, clear next
CO	NTINU	Έ		;	YES, continue

#### 5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore, the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.


Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

#### 5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by 1, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.



### FIGURE 5-10: INDIRECT ADDRESSING

### 查询PIC18F24K22供应商

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

#### 5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

# 5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

## 5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

#### 5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-11.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1 "Extended Instruction Syntax"**.


#### 查询PIC18F24K22供应商 FIGURE 5-11: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

**EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

#### When 'a' = 0 and $f \ge 60h$ :

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.




The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



#### 查询PIC18F24K22供应商


#### 5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom section of Bank 0, this mode maps the contents from a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-12. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

## 5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 25.2 "Extended Instruction Set"**.

#### FIGURE 5-12: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



#### 查询PIC18F24K22供应商 6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. The difference between the write and erase block sizes requires from 1 to 8 block writes to restore the contents of a single block erase. A bulk erase operation can not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

#### 6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 6-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

#### FIGURE 6-1: TABLE READ OPERATION



© 2010 Microchip Technology Inc.

#### 查询PIC18F24K22供应商 FIGURE 6-2: TABLE WRITE OPERATION



### 6.2 Control Registers

Several control registers are used in conjunction with the  ${\tt TBLRD}$  and  ${\tt TBLWT}$  instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When EEPGD is clear, any subsequent operations will operate on the data EEPROM memory. When EEPGD is set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When CFGS is set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 24.0 "Special Features of the CPU"**). When CFGS is clear, memory selection access is determined by EEPGD. The FREE bit allows the program memory erase operation. When FREE is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. The WREN bit is clear on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is
	read as '1'. This can indicate that a write
	operation was prematurely terminated by
	a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The WR bit cannot be cleared, only set, by firmware. Then WR bit is cleared by hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit of the PIR2 register is set when the write is complete. The EEIF flag stays set until cleared by firmware.

#### **REGISTER 6-1: EECON1: DATA EEPROM CONTROL 1 REGISTER** R/W-x R/W-x U-0 R/W-0 R/W-x R/W-0 **R/S-0 R/S-0** EEPGD CFGS FREE WRERR WR WREN RD bit 7 bit 0 Legend: R = Readable bit W = Writable bit S = Bit can be set by software, but not cleared U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access Configuration registers 0 = Access Flash program or data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: Flash Row (Block) Erase Enable bit 1 = Erase the program memory block addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt) 0 = The write operation completed bit 2 WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) by software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared by hardware. The RD bit can only be set (not cleared) by software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

### 查询PIC18F24K22供应商

#### 6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

#### 6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 6-1). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

#### TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




#### 6.3 Reading the Flash Program Memory

The TBLRD instruction retrieves data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

#### FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE ADDR UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU		address of the word
	MOVLW	CODE ADDR HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

### 查询PIC18F24K22供应商

### 6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP<sup>™</sup> control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The write initiate sequence for EECON2, shown as steps 4 through 6 in **Section 6.4.1** "**Flash Program Memory Erase Sequence**", is used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing the internal Flash. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

#### 6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory is:

- 1. Load Table Pointer register with address of block being erased.
- 2. Set the EECON1 register for the erase operation:
  - set EEPGD bit to point to program memory;
  - · clear the CFGS bit to access program memory;
  - set WREN bit to enable writes;
  - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the block erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW	CODE ADDR UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
ERASE BL	OCK		
—	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable block Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

#### EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY BLOCK

#### 6.5 Writing to Flash Program Memory

The programming block size is 64 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are only as many holding registers as there are bytes in a write block (64 bytes).

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction needs to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. After all the holding registers have been written, the programming operation of that block of memory is started by configuring the EECON1 register for a program memory write and performing the long write sequence. The long write is necessary for programming the internal Flash. Instruction execution is halted during a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all holding registers before executing a long write operation.

#### FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



#### 6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the block erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64-byte block into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  - set EEPGD bit to point to program memory;
  - clear the CFGS bit to access program memory;
  - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update each write block of memory. An example of the required code is given in Example 6-3.

Note:	Before setting the WR bit, the Table
	Pointer address needs to be within the
	intended address range of the bytes in the
	holding registers.

#### 查询PIC18F24K22供应商 EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

		OT LAOITT ROOMAIN	
	MOVLW	D'64′	; number of bytes in erase block
	MOVWF	COUNTER	,
	MOVLW	BUFFER ADDR HIGH	; point to buffer
			, point to builter
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
DEAD BLOCK	110 1 111		
READ_BLOCK	TBLRD*+		, were dista mana and ina
			; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH — —	
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSR0L	
	MOVLW		; update buffer word
		NEW_DATA_LOW	, update builer word
	MOVWF	POSTINC0	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		; dummy read decrement
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH	, point to barrer
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
WRITE_BUFFER_BACK			
	MOVLW	BlockSize	; number of bytes in holding register
	MOVWF	COUNTER	
	MOVLW	D'64'/BlockSize	; number of write blocks in 64 bytes
	MOVWF	COUNTER2	
WRITE_BYTE_TO_HRE	EGS		
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
			, to internal issue notating register.

#### 查询PIC18F24K22供应商 EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

	DECFSZ	COUNTER	; loop until holding registers are full
	BRA	WRITE_WORD_TO_HREGS	
PROGRAM MEMORY			
_	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	DCFSZ	COUNTER2	; repeat for remaining write blocks
	BRA	WRITE BYTE TO HREGS	;
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory
		,	-

#### 6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

## 6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

#### 6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 24.0** "**Special Features of the CPU**" for more detail.

#### 6.6 Flash Program Operation During Code Protection

See Section 24.3 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU		Program Memory Table Pointer Upper Byte (TBLPTR<21:16>)							
TBPLTRH		Program I	Memory Ta	ble Pointer Hi	gh Byte (TBL	PTR<15:8>)			—
TBLPTRL		Program N	Memory Ta	ble Pointer Lo	w Byte (TBLF	PTR<7:0>)			—
TABLAT	Program Memory Table Latch							_	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
EECON2	EEPROM Control Register 2 (not a physical register)							_	
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	97
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	128
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	119
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	124

#### TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded bits are not used during Flash/EEPROM access.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR:EEADRH register pair hold the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip-to-chip. Please refer to the Data EEPROM Memory parameters in **Section 27.0** "**Electrical Characteris-tics**" for limits.

### 7.1 EEADR and EEADRH Registers

The EEADR register is used to address the data EEPROM for read and write operations. The 8-bit range of the register can address a memory range of 256 bytes (00h to FFh). The EEADRH register expands the range to 1024 bytes by adding an additional two address bits.

### 7.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When the EEPGD bit is clear, operations will access the data EEPROM memory. When the EEPGD bit is set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When the CFGS bit is set, subsequent operations access Configuration registers. When the CFGS bit is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR
	may read as '1'. This can indicate that a
	write operation was prematurely termi-
	nated by a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit of the PIR2
	register is set when the write is complete.
	It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

## 查询PIC18F24K22供应商

#### **REGISTER 7-1: EECON1: DATA EEPROM CONTROL 1 REGISTER**

bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         bit 6       CFGS: Flash Program/Data EEPROM or Configuration Select bit         1 = Access Configuration registers       0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit	RD bit								
Legend:         R = Readable bit       W = Writable bit         S = Bit can be set by software, but not cleared       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is un         bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         0 = Access data EEPROM memory       0 = Access configuration registers         0 = Access Flash program or data EEPROM memory         bit 6       CFGS: Flash Program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = I	bit								
R = Readable bit       W = Writable bit         S = Bit can be set by software, but not cleared       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is un         bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         0 = Access data EEPROM memory       0 = Access Configuration registers         0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM									
R = Readable bit       W = Writable bit         S = Bit can be set by software, but not cleared       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is un         bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         0 = Access data EEPROM memory       0 = Access configuration registers         0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM									
S = Bit can be set by software, but not cleared       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is un         bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         0 = Access clash program/Data EEPROM or Configuration Select bit         1 = Access Configuration registers         0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write control bit									
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is un         bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         bit 6       CFGS: Flash Program/Data EEPROM or Configuration Select bit         1 = Access Configuration registers       0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash progra									
bit 7       EEPGD: Flash Program or Data EEPROM Memory Select bit         1 = Access Flash program memory       0 = Access data EEPROM memory         bit 6       CFGS: Flash Program/Data EEPROM or Configuration Select bit         1 = Access Configuration registers       0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
<ul> <li>1 = Access Flash program memory</li> <li>0 = Access data EEPROM memory</li> <li>bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit</li> <li>1 = Access Configuration registers</li> <li>0 = Access Flash program or data EEPROM memory</li> <li>bit 5 Unimplemented: Read as '0'</li> <li>bit 4 FREE: Flash Row (Block) Erase Enable bit</li> <li>1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)</li> <li>0 = Perform write-only</li> <li>bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup></li> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2 WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>bit 1 WR: Write Control bit</li> </ul>	x = Bit is unknown								
<ul> <li>1 = Access Flash program memory</li> <li>0 = Access data EEPROM memory</li> <li>bit 6</li> <li>CFGS: Flash Program/Data EEPROM or Configuration Select bit</li> <li>1 = Access Configuration registers</li> <li>0 = Access Flash program or data EEPROM memory</li> <li>bit 5</li> <li>Unimplemented: Read as '0'</li> <li>bit 4</li> <li>FREE: Flash Row (Block) Erase Enable bit</li> <li>1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)</li> <li>0 = Perform write-only</li> <li>bit 3</li> <li>WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup></li> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2</li> <li>WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>wR: Write Control bit</li> </ul>									
<ul> <li>access data EEPROM memory</li> <li>bit 6</li> <li>CFGS: Flash Program/Data EEPROM or Configuration Select bit         <ol> <li>Access Configuration registers             <ul> <li>Access Flash program or data EEPROM memory</li> </ul> </li> <li>bit 5</li> <li>Unimplemented: Read as '0'</li> </ol></li></ul> <li>bit 4</li> <li>FREE: Flash Row (Block) Erase Enable bit         <ul> <li>Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)</li> <li>Perform write-only</li> </ul> </li> <li>bit 3</li> <li>WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup> <ul> <li>A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>The write operation completed</li> </ul> </li> <li>bit 2</li> <li>WREN: Flash Program/Data EEPROM Write Enable bit         <ul> <li>Allows write cycles to Flash program/data EEPROM</li> <li>Inhibits write cycles to Flash program/data EEPROM</li> <li>Inhibits write cycles to Flash program/data EEPROM</li> <li>WR: Write Control bit</li> </ul> </li>									
bit 6       CFGS: Flash Program/Data EEPROM or Configuration Select bit         1 = Access Configuration registers       0 = Access Flash program or data EEPROM memory         bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
<ul> <li>1 = Access Configuration registers</li> <li>0 = Access Flash program or data EEPROM memory</li> <li>bit 5 Unimplemented: Read as '0'</li> <li>bit 4 FREE: Flash Row (Block) Erase Enable bit</li> <li>1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)</li> <li>0 = Perform write-only</li> <li>bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup></li> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2 WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>bit 1 WR: Write Control bit</li> </ul>									
bit 5       Unimplemented: Read as '0'         bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
bit 4       FREE: Flash Row (Block) Erase Enable bit         1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)         0 = Perform write-only         bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
<ul> <li>1 = Erase the program memory block addressed by TBLPTR on the next WR comm (cleared by completion of erase operation)</li> <li>0 = Perform write-only</li> <li>bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup></li> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2 WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>wR: Write Control bit</li> </ul>	Unimplemented: Read as '0'								
<ul> <li>(cleared by completion of erase operation)</li> <li>0 = Perform write-only</li> <li>bit 3</li> <li>WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup></li> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2</li> <li>WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>wR: Write Control bit</li> </ul>	FREE: Flash Row (Block) Erase Enable bit								
<ul> <li>0 = Perform write-only</li> <li>bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit<sup>(1)</sup> <ol> <li>A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> </ol> </li> <li>bit 2 WREN: Flash Program/Data EEPROM Write Enable bit         <ol> <li>Allows write cycles to Flash program/data EEPROM</li> <li>Inhibits write cycles to Flash program/data EEPROM</li> <li>Inhibits write Control bit</li> </ol> </li> </ul>	1 = Erase the program memory block addressed by TBLPTR on the next WR command								
bit 3       WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup> 1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
<ul> <li>1 = A write operation is prematurely terminated (any Reset during self-timed program operation, or an improper write attempt)</li> <li>0 = The write operation completed</li> <li>bit 2 WREN: Flash Program/Data EEPROM Write Enable bit</li> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> <li>bit 1 WR: Write Control bit</li> </ul>									
operation, or an improper write attempt)         0 = The write operation completed         bit 2       WREN: Flash Program/Data EEPROM Write Enable bit         1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
bit 2WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROMbit 1WR: Write Control bit	operation, or an improper write attempt)								
1 = Allows write cycles to Flash program/data EEPROM         0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
0 = Inhibits write cycles to Flash program/data EEPROM         bit 1       WR: Write Control bit									
bit 1 WR: Write Control bit									
	<ul> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.</li> <li>(The operation is self-timed and the bit is cleared by hardware once write is complete.</li> </ul>								
The WR bit can only be set (not cleared) by software.)									
0 = Write cycle to the EEPROM is complete									
bit 0 RD: Read Control bit	RD: Read Control bit								
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared by hardware. The RD bit can on								
be set (not cleared) by software. RD bit cannot be set when EEPGD = 1 or CFGS 0 = Does not initiate an EEPROM read	be set (not cleared) by software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)								

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

#### 7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

### 7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared by hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

#### 7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

MC	DVLW DA	TA_EE_A	.DDR ;					
MC	OVWF EE	ADR	;	Data	Memory A	Address to	o read	
BC	CF EE	CON1, E	EPGD ;	Poin	t to DATA	A memory		
BC	CF EE	CON1, C	FGS ;	Acce	ss EEPRO	Μ		
BS	SF EE	CON1, R	.D ;	EEPR	OM Read			
MC	OVF EE	DATA, W	;	W =	EEDATA			

	MOVLW	DATA_EE_ADDR_LOW	;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_ADDR_HI	;
	MOVWF	EEADRH	;
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

### 查询PIC18F24K22供应商

### 7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to **Section 24.0 "Special Features of the CPU"** for additional information.

### 7.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT). The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

### 7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to the Data EEPROM Memory parameters in **Section 27.0 "Electrical Characteristics"** for write cycle limits. If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification.

EXAMPLE 7-3:		DATA EEPROM REFRESH ROUTINE					
	CLRF	EEADR	; Start at address 0				
	BCF	EECON1, CFGS	; Set for memory				
	BCF	EECON1, EEPGD	; Set for Data EEPROM				
	BCF	INTCON, GIE	; Disable interrupts				
	BSF	EECON1, WREN	; Enable writes				
Loop			; Loop to refresh array				
	BSF	EECON1, RD	; Read current address				
	MOVLW	55h	;				
	MOVWF	EECON2	; Write 55h				
	MOVLW	0AAh	;				
	MOVWF	EECON2	; Write OAAh				
	BSF	EECON1, WR	; Set WR bit to begin write				
	BTFSC	EECON1, WR	; Wait for write to complete				
	BRA	\$-2					
	INCFSZ	EEADR, F	; Increment address				
	BRA	LOOP	; Not zero, do it again				
	BCF	EECON1, WREN	; Disable writes				
	BSF	INTCON, GIE	; Enable interrupts				

# TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	_
EEADRH <sup>(1)</sup>	_	_	_	_	_	_	EEADR9	EEADR8	_
EEDATA	EEPROM Data Register								_
EECON2	EEPROM C	ontrol Registe	er 2 (not a p	hysical reg	ister)				_
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	106
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124

**Legend:** — = unimplemented, read as '0'. Shaded bits are not used during EEPROM access.

Note 1: PIC18(L)F26K22 and PIC18(L)F46K22 only.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 8.0 8 x 8 HARDWARE MULTIPLIER

### 8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table .

### 8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	;	
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH: PRODL

### EXAMPLE 8-2:

ROUTINE	

8 x 8 SIGNED MULTIPLY

MOVF	ARG1,	W		
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH: PRODL
BTFSC	ARG2,	SB	;	Test Sign Bit
SUBWF	PRODH,	F	;	PRODH = PRODH
			;	- ARG1
MOVF	ARG2,	W		
BTFSC	ARG1,	SB	;	Test Sign Bit
SUBWF	PRODH,	F	;	PRODH = PRODH
			;	- ARG2

		Program Memory (Words)	Cycles (Max)	Time			
Routine	Multiply Method			@ 64 MHz	@ 40 MHz	@ 10 MHz	@ 4 MHz
0 x 0 unsigned	Without hardware multiply	13	69	4.3 μs	6.9 μs	27.6 μs	69 μs
8 x 8 unsigned	Hardware multiply	1	1	62.5 ns	100 ns	400 ns	1 μs
9 v 9 signed	Without hardware multiply	33	91	5.7 μ <b>s</b>	9.1 μs	36.4 μs	91 μs
8 x 8 signed	Hardware multiply	6	6	375 ns	600 ns	2.4 μs	6 μs
16 v 16 upsigned	Without hardware multiply	21	242	15.1 μs	24.2 μs	96.8 μs	242 μs
16 x 16 unsigned	Hardware multiply	28	28	1.8 μs	2.8 μs	11.2 μs	28 μs
16 x 16 signed	Without hardware multiply	52	254	15.9 μs	25.4 μs	102.6 μs	254 μs
	Hardware multiply	35	40	2.5 μs	4.0 μs	16.0 μs	40 μs

### TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

# 查询PIC18F24K22供应商

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

#### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

# EXAMPLE 8-3: 16 x 16 UNSIGNED

### MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
		PRODL, W	;
		RES1, F	
		PRODH, W	; products
		RES2, F	;
		WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0	= ARG1H:ARG1L • ARG2H:ARG2L
	$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H \le 7 \ge \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

#### EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		INCLI					
	MOVF	ARG1L, W					
	MULWF	ARG2L	;	ARG1L * ARG2L ->			
				PRODH:PRODL			
	MOVFF	PRODH, RES1					
	MOVFF						
;	110 1 1 1	1110022, 11200	'				
ĺ	MOVF	ARG1H, W					
	MULWF			ARG1H * ARG2H ->			
	MOLWP	ANGZII	;				
	MOVEE	PRODH, RES3					
	MOVFF						
	MOVEE	PRODL, RES2	;				
;	MOTE						
	MOVE	ARG1L, W		AD011 + AD0011 >			
	MULWF	ARG2H		ARG1L * ARG2H ->			
			;	PRODH:PRODL			
	MOVF	PRODL, W	;				
	ADDWF	RES1, F		Add cross			
	MOVF	PRODH, W		products			
		RES2, F	;				
	CLRF		;				
	ADDWFC	RES3, F	;				
;							
		ARG1H, W	;				
	MULWF	ARG2L	;	ARG1H * ARG2L ->			
			;	PRODH:PRODL			
	MOVF	PRODL, W	;				
	ADDWF	RES1, F	;	Add cross			
	MOVF	PRODH, W	;	products			
	ADDWFC	RES2, F	;				
		WREG	;				
	ADDWFC	RES3, F	;				
;							
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?			
	BRA	SIGN_ARG1	;	no, check ARG1			
	MOVF	ARG1L, W	;				
	SUBWF	RES2	;				
	MOVF	ARG1H, W	;				
	SUBWFB	RES3					
;							
SIG	N_ARG1						
	BTFSS	ARG1H, 7	;	ARG1H:ARG1L neg?			
	BRA	CONT CODE		no, done			
	MOVF	ARG2L, W	;				
	SUBWF	RES2	;				
	MOVF	ARG2H, W	;				
	SUBWFB						
;							
CON	CONT CODE						
	:						

#### 查询PIC18F24K22供应商 9.0 INTERRUPTS

The PIC18(L)F2X/4XK22 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level (INT0 does not have a priority bit, it is always a high priority). The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

There are 19 registers used to control interrupt operation.

These registers are:

- INTCON, INTCON2, INTCON3
- PIR1, PIR2, PIR3, PIR4, PIR5
- PIE1, PIE2, PIE3, PIE4, PIE5
- IPR1, IPR2, IPR3, IPR4, IPR5
- RCON

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

# 9.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt enable which enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

# 9.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the RCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL global interrupt enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When set, the GIEH bit of the INTCON register enables all interrupts that have their associated IPRx register or INTCONx register priority bit set (high priority). When clear, the GIEH bit disables all interrupt sources including those selected as low priority. When clear, the GIEL bit of the INTCON register disables only the interrupts that have their associated priority bit cleared (low priority). When set, the GIEL bit enables the low priority sources when the GIEH bit is also set.

When the interrupt flag, enable bit and appropriate Global Interrupt Enable (GIE) bit are all set, the interrupt will vector immediately to address 0008h for high priority, or 0018h for low priority, depending on level of the interrupting source's priority bit. Individual interrupts can be disabled through their corresponding interrupt enable bits.

# 9.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the global interrupt enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority global interrupt enable and the GIEL bit is the low priority global interrupt enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.


For external interrupt events, such as the INT pins or the PORTB interrupt-on-change, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle

# 查询PIC18F24K22供应商

instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

Note:	Do not use the MOVFF instruction to modify					
	any of the interrupt control registers while					
	any interrupt is enabled. Doing so may					
	cause erratic microcontroller behavior.					

### FIGURE 9-1: PIC18 INTERRUPT LOGIC



#### 查询PIC18F24K22供应商 9.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### **REGISTER 9-1:** INTCON: INTERRUPT CONTROL REGISTER

W-x
BIF
bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7		GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts including peripherals <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all interrupts including low priority
bit 6		<pre>PEIE/GIEL: Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts <u>When IPEN = 1:</u> 1 = Enables all low priority interrupts 0 = Disables all low priority interrupts</pre>
bit 5		<b>TMR0IE:</b> TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4		INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3		<b>RBIE:</b> Port B Interrupt-On-Change (IOCx) Interrupt Enable bit <sup>(2)</sup> 1 = Enables the IOCx port change interrupt 0 = Disables the IOCx port change interrupt
bit 2		<b>TMR0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared by software) 0 = TMR0 register did not overflow
bit 1		INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared by software) 0 = The INTO external interrupt did not occur
bit 0		<b>RBIF:</b> Port B Interrupt-On-Change (IOCx) Interrupt Flag bit <sup>(1)</sup> 1 = At least one of the IOC<3:0> (RB<7:4>) pins changed state (must be cleared by software) 0 = None of the IOC<3:0> (RB<7:4>) pins have changed state
Note	1: 2:	A mismatch condition will continue to set the RBIF bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared. RB port change interrupts also require the individual pin IOCB enables.

# 查询PIC18F24K22供应商

# REGISTER 9-2: INTCON2: INTERRUPT CONTROL 2 REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP		RBIP
bit 7		÷	-				bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unk	nown
bit 7	1 = All PORT 0 = PORTB p	B Pull-up Ena B pull-ups are pull-ups are en	disabled	d that the pin is	s an input and t	he correspondii	ng WPUB bit i
bit 6	1 = Interrupt	tternal Interrup on rising edge on falling edge		ct bit			
bit 5	<ul> <li>INTEDG1: External Interrupt 1 Edge Select bit</li> <li>1 = Interrupt on rising edge</li> <li>0 = Interrupt on falling edge</li> </ul>						
bit 4	INTEDG2: Ex 1 = Interrupt	tternal Interrup on rising edge on falling edge	t 2 Edge Seleo	ct bit			
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	-	R0 Overflow In rity		' bit			
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	<b>RBIP:</b> RB Po 1 = High prio 0 = Low prior	,	rrupt Priority b	it			
c i e	nterrupt flag bits a condition occurs, r ts corresponding enable bit. User s the appropriate int	egardless of th enable bit or t software shoul	e state of he global d ensure				

prior to enabling an interrupt. This feature allows for software polling.

# REGISTER 9-3: INTCON3: INTERRUPT CONTROL 3 REGISTER

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
INT2IP	P INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF				
bit 7			•	•			bit (				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'					
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	INT2IP: IN	T2 External Inter	rupt Priority bi	t							
	1 = High p 0 = Low pi										
bit 6	INT1IP: IN	T1 External Inter	rupt Priority bi	t							
	• •	1 = High priority									
hit E	0 = Low pr	•	· ^ '								
bit 5	-	ented: Read as									
bit 4		INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt									
		0 = Disables the INT2 external interrupt									
bit 3	INT1IE: IN	T1 External Inter	rupt Enable bi	t							
	1 = Enable	1 = Enables the INT1 external interrupt									
	0 = Disabl	es the INT1 exte	rnal interrupt								
bit 2	Unimplem	ented: Read as	ʻ0'								
bit 1		F2 External Inter									
		T2 external inter			ed by software	e)					
hit O		T2 external inter		CUI							
bit 0		F1 External Inter T1 external inter		(must be cleared	od by coffward						
		T1 external inter			so by soltware	-)					
Note:		s are set when ar									
		, regardless of th									
		g enable bit or f r software shou	-								
		interrupt flag bits									
		an interrupt. Th									
	allow for a ffur	ana mallima									

allows for software polling.

#### 查询PIC18F24K22供应商 9.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Request Flag registers (PIR1, PIR2, PIR3, PIR4 and PIR5).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE/GIEH of the INTCON register.
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

# REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:					
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 7	Unimple	mented: Read as '0'.			
bit 6 <b>ADIF:</b> A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must 0 = The A/D conversion is not complete		nust be cleared by software)			
bit 5	<b>RC1IF:</b> EUSART1 Receive Interrupt Flag bit 1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART1 receive buffer is empty				
bit 4	1 = The	USART1 Transmit Interrupt EUSART1 transmit buffer, T EUSART1 transmit buffer is	XREG1, is empty (cleared whe	en TXREG1 is written)	
bit 3	it 3 SSP1IF: Master Synchronous Serial F 1 = The transmission/reception is cor 0 = Waiting to transmit/receive			oftware)	
bit 2	<u>Capture</u> 1 = A TM 0 = No T <u>Compare</u> 1 = A TM 0 = No T <u>PWM mo</u>	/R1 register capture occurre MR1 register capture occurre <u>mode:</u> /R1 register compare match MR1 register compare match	occurred (must be cleared by		
bit 1	1 = TMF	TMR2 to PR2 Match Interru 2 to PR2 match occurred (n MR2 to PR2 match occurre	nust be cleared by software)		
bit 0	1 = TMF	TMR1 Overflow Interrupt FI R1 register overflowed (must R1 register did not overflow	•		

# REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF		
bit 7							bit (		
Legend:									
R = Readabl		W = Writable		-	mented bit, rea				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkı	nown		
bit 7		illator Fail Inte	rrunt Flag hit						
				is changed to I	HEINTOSC (m	ust be cleared b	w software)		
		lock operating					y soltware)		
bit 6	C1IF: Compa	rator C1 Interr	upt Flag bit						
	<b>C1IF:</b> Comparator C1 Interrupt Flag bit 1 = Comparator C1 output has changed (must be cleared by software)								
	0 = Compara	ator C1 output	has not chang	ed					
bit 5		rator C2 Interr							
					ed by software)				
-:1 4	•	ator C2 output	U U		a a bit				
bit 4	<b>EEIF:</b> Data EEPROM/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared by software)								
bit 3	BCL1IF: MSS	The write operation is not complete or has not been started L1IF: MSSP1 Bus Collision Interrupt Flag bit							
	1 = A bus collision occurred (must be cleared by software)								
		ollision occurre							
bit 2	HLVDIF: Low-Voltage Detect Interrupt Flag bit								
	1 = A low-voltage condition occurred (direction determined by the VDIRMAG bit of the								
	HLVDCON register) 0 = A low-voltage condition has not occurred								
bit 1		•							
	<b>TMR3IF:</b> TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared by software)								
	0 = TMR3 register did not overflow								
bit 0	CCP2IF: CCF	P2 Interrupt Fla	ıg bit						
	Capture mode:								
		register captur 1 register captu		ust be cleared	by software)				
	Compare mo								
		register compa 1 register comp		•	cleared by sof	tware)			
	PWM mode:			Guileu					
	Unused in thi	s mode.							

# 查询PIC18F24K22供应商

REGISTER R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7		chronous Seria smission/recep	•	•	eared in softwar	e)				
		o transmit/rece				-)				
bit 6		SP2 Bus Collis		•		_				
	(must be	llision has occ cleared in soft cllision occurre	ware)	ne SSP2 modu	le configured in	I <sup>2</sup> C master wa	as transmitting			
bit 5		C2IF: EUSART2 Receive Interrupt Flag bit								
	1 = The EUS		buffer, RCRE	G2, is full (clea	red by reading	RCREG2)				
bit 4	TX2IF: EUSA	TX2IF: EUSART2 Transmit Interrupt Flag bit								
		ART2 transmit		G2, is empty (	cleared by writir	ng TXREG2)				
bit 3		CTMUIF: CTMU Interrupt Flag bit								
		terrupt occurre U interrupt occ		eared in softwa	re)					
bit 2	TMR5GIF: TM	MR5 Gate Inter	rupt Flag bits							
		e interrupt occ gate occurred	urred (must be	e cleared in sof	tware)					
bit 1	TMR3GIF: TMR3 Gate Interrupt Flag bits									
		e interrupt occi gate occurred	urred (must be	e cleared in sof	tware)					
bit 0	TMR1GIF: T	VR1 Gate Inter	rupt Flag bits							
	•	e interrupt occ gate occurred	urred (must be	e cleared in sof	tware)					

# REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT (FLAG) REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	—	—	_	—	CCP5IF	CCP4IF	CCP3IF			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
bit 7-3	-	ted: Read as '								
bit 2		P5 Interrupt Fla	g bits							
	<u>Capture mode:</u>									
	<ul> <li>1 = A TMR register capture occurred (must be cleared in software)</li> <li>0 = No TMR register capture occurred</li> </ul>									
	Compare mode:									
	<ul> <li>1 = A TMR register compare match occurred (must be cleared in software)</li> <li>0 = No TMR register compare match occurred</li> </ul>									
	<u>PWM mode:</u> Unused in PV	VM mode.								
bit 1	CCP4IF: CCP4 Interrupt Flag bits									
	<u>Capture mode:</u> 1 = A TMR register capture occurred (must be cleared in software) 0 = No TMR register capture occurred									
	Compare mode:									
	<ul> <li>1 = A TMR register compare match occurred (must be cleared in software)</li> <li>0 = No TMR register compare match occurred</li> </ul>									
	<u>PWM mode:</u> Unused in PV	VM mode.								
bit 0	CCP3IF: ECCP3 Interrupt Flag bits									
	<u>Capture mode:</u> 1 = A TMR register capture occurred (must be cleared in software) 0 = No TMR register capture occurred									
	Compare mod 1 = A TMR re	de:	e match occu	urred (must be o curred	cleared in softw	vare)				
	<u>PWM mode:</u> Unused in PV									

# 查询PIC18F24K22供应商

REGISTER 3	-0. FIR5. I	FERIFIERA		FI (FLAG) K	EGISTER 5		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	_	_	TMR6IF	TMR5IF	TMR4IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 7-3	Unimplemen	ted: Read as '	0'				
bit 2	TMR6IF: TMF	R6 to PR6 Mate	ch Interrupt Fla	ag bit			
	<ul> <li>1 = TMR6 to PR6 match occurred (must be cleared in software)</li> <li>0 = No TMR6 to PR6 match occurred</li> </ul>						
bit 1	TMR5IF: TMR5 Overflow Interrupt Flag bit						
		gister overflowe gister did not o		leared in softw	are)		
bit 0	TMR4IF: TMF	R4 to PR4 Mate	ch Interrupt Fla	ag bit			

1 = TMR4 to PR4 match occurred (must be cleared in software)

0 = No TMR4 to PR4 match occurred

# REGISTER 9-8: PIR5: PERIPHERAL INTERRUPT (FLAG) REGISTER 5

### 查询PIC18F24K22供应商 9.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3, PIE4 and PIE5). When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

### REGISTER 9-9: PIE1: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'.
	Ommplemented. Read as 0.
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt
	0 = Disables the A/D interrupt
bit 5	RC1IE: EUSART1 Receive Interrupt Enable bit
	1 = Enables the EUSART1 receive interrupt
	0 = Disables the EUSART1 receive interrupt
bit 4	TX1IE: EUSART1 Transmit Interrupt Enable bit
	1 = Enables the EUSART1 transmit interrupt
	0 = Disables the EUSART1 transmit interrupt
bit 3	SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit
	1 = Enables the MSSP1 interrupt
	0 = Disables the MSSP1 interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt
	0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt
	0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt

# 查询PIC18F24K22供应商

# REGISTER 9-10: PIE2: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE			
bit 7							bit (			
Legend:										
R = Readab	le bit	W = Writable	bit	•	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7		cillator Fail Inte	rrunt Enable h	sit						
	1 = Enabled		inupt Enable t	Л						
	0 = Disabled									
bit 6	C1IE: Comp	arator C1 Interr	upt Enable bit							
	1 = Enabled									
	0 = Disabled									
bit 5	C2IE: Comparator C2 Interrupt Enable bit									
	1 = Enabled 0 = Disabled									
bit 4			Write Operati	ion Interrunt En	abla bit					
DIL 4	EEIE: Data EEPROM/Flash Write Operation Interrupt Enable bit									
	1 = Enabled 0 = Disabled									
bit 3	BCL1IE: MSSP1 Bus Collision Interrupt Enable bit									
	1 = Enabled									
	0 = Disabled									
bit 2	HLVDIE: Low	w-Voltage Deteo	t Interrupt En	able bit						
	1 = Enabled									
	0 = Disableo									
bit 1		IR3 Overflow In	terrupt Enable	e bit						
	1 = Enabled 0 = Disabled									
bit 0		- P2 Interrupt En	able bit							
2.00	1 = Enabled	•								
	0 = Disabled									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	
bit 7							bit (	
Legend:								
R = Readab		W = Writable		-	nented bit, read			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	SSP2IE: TM	R5 Gate Interru	ot Enable bit					
	1 = Enabled 0 = Disabled		F					
bit 6	BCL2IE: Bus	Collision Inter	upt Enable b	it				
	1 = Enabled 0 = Disabled	l						
bit 5	RC2IE: EUS 1 = Enabled 0 = Disabled	ART2 Receive	Interrupt Enal	ble bit				
bit 4	<b>TX2IE:</b> EUSA 1 = Enabled 0 = Disabled	ART2 Transmit	Interrupt Ena	ble bit				
bit 3	CTMUIE: CT 1 = Enabled 0 = Disabled	MU Interrupt E	nable bit					
bit 2	TMR5GIE: T 1 = Enabled 0 = Disabled	MR5 Gate Inter	rupt Enable t	bit				
bit 1	<b>TMR3GIE:</b> T 1 = Enabled 0 = Disabled	<b>TMR3GIE:</b> TMR3 Gate Interrupt Enable bit 1 = Enabled						
bit 0	<ul> <li>Disabled</li> <li>TMR1GIE: TMR1 Gate Interrupt Enable bit</li> <li>1 = Enabled</li> <li>0 = Disabled</li> </ul>							

1 = Enabled 0 = Disabled

# 查询PIC18F24K22供应商

#### U-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 CCP5IE CCP4IE CCP3IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7-3 Unimplemented: Read as '0' bit 2 CCP5IE: CCP5 Interrupt Enable bit 1 = Enabled 0 = Disabled CCP4IE: CCP4 Interrupt Enable bit bit 1 1 = Enabled 0 = Disabled bit 0 CCP3IE: CCP3 Interrupt Enable bit

### REGISTER 9-13: PIE5: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 5

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	_	TMR6IE	TMR5IE	TMR4IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	<ul> <li>1 = Enables the TMR6 to PR6 match interrupt</li> <li>0 = Disables the TMR6 to PR6 match interrupt</li> </ul>
bit 1	TMR5IE: TMR5 Overflow Interrupt Enable bit
	<ul><li>1 = Enables the TMR5 overflow interrupt</li><li>0 = Disables the TMR5 overflow interrupt</li></ul>
bit 0	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	<ul> <li>1 = Enables the TMR4 to PR4 match interrupt</li> <li>0 = Disables the TMR4 to PR4 match interrupt</li> </ul>

# REGISTER 9-12: PIE4: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 4

### 查询PIC18F24K22供应商 9.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3, IPR4 and IPR5). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

### REGISTER 9-14: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
-------	----------------------------

bit 6	<b>ADIP:</b> A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority
bit 5	<b>RC1IP:</b> EUSART1 Receive Interrupt Priority bit 1 = High priority 0 = Low priority
bit 4	<b>TX1IP:</b> EUSART1 Transmit Interrupt Priority bit 1 = High priority 0 = Low priority
bit 3	<b>SSP1IP:</b> Master Synchronous Serial Port 1 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 2	<b>CCP1IP:</b> CCP1 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 1	<b>TMR2IP:</b> TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority
bit 0	<b>TMR1IP:</b> TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority

# 查询PIC18F24K22供应商

# REGISTER 9-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP			
bit 7	•						bit			
Legend:										
R = Readable		W = Writable			nented bit, rea					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7		cillator Fail Inte	rrupt Priority k	sit						
			inupi Enonity i	JIL						
	1 = High priority 0 = Low priority									
bit 6	C1IP: Comp	arator C1 Interr	upt Priority bit							
	1 = High priority									
	0 = Low priority									
bit 5	C2IP: Comparator C2 Interrupt Priority bit									
	1 = High priority 0 = Low priority									
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit									
	1 = High priority									
	0 = Low priority									
bit 3	BCL1IP: MSSP1 Bus Collision Interrupt Priority bit									
	1 = High priority									
	0 = Low priority									
bit 2	HLVDIP: Low-Voltage Detect Interrupt Priority bit									
	1 = High priority 0 = Low priority									
bit 1	•	•	terrupt Priority	/ bit						
	<b>TMR3IP:</b> TMR3 Overflow Interrupt Priority bit 1 = High priority									
	0 = Low price	ority								
bit 0	CCP2IP: CC	P2 Interrupt Pri	ority bit							
	1 = High pri									
	0 = Low price	ority								

REGISTER	9-16: IPR3:	PERIPHERA	L INTERRU	PT PRIORITY	<b>REGISTER</b>	3				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP			
bit 7							bit			
Lagandi										
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
			-							
bit 7	SSP2IP: Syn	chronous Seria	al Port 2 Interi	rupt Priority bit						
	-	<b>SSP2IP:</b> Synchronous Serial Port 2 Interrupt Priority bit 1 = High priority								
	0 = Low prio	•								
bit 6	BCL2IP: Bus Collision 2 Interrupt Priority bit									
	1 = High priority									
6:4 <i>5</i>	0 = Low prio	•	laters at Drie							
bit 5	<b>RC2IP:</b> EUSART2 Receive Interrupt Priority bit 1 = High priority									
	0 = Low priority									
bit 4	•	ART2 Transmit	Interrupt Prio	rity bit						
	1 = High priority									
	0 = Low prio	0 = Low priority								
bit 3	CTMUIP: CT	MU Interrupt P	riority bit							
		1 = High priority								
	0 = Low priority									
bit 2		MR5 Gate Inte	rrupt Priority t	DIT						
	• .	1 = High priority 0 = Low priority								
bit 1	•	MR3 Gate Inte	rrupt Priority b	pit						
	1 = High priority									
	0 = Low prio	rity								
bit 0	TMR1GIP: ⊤	MR1 Gate Inte	rrupt Priority b	pit						
	1 = High price									
	0 = Low prio	rity								

#### \_\_\_\_\_

# 查询PIC18F24K22供应商

# REGISTER 9-17: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—		—	_	CCP5IP	CCP4IP	CCP3IP
bit 7 bit 0							

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7-3 Unimplemented: Read as '0'							

DIL 7-3	Unimplemented. Read as 0
bit 2	CCP5IP: CCP5 Interrupt Priority bit
	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>
bit 1	CCP4IP: CCP4 Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 0	CCP3IP: CCP3 Interrupt Priority bit
	1 = High priority

0 = Low priority

#### REGISTER 9-18: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	_	TMR6IP	TMR5IP	TMR4IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	TMR6IP: TMR6 to PR6 Match Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 1	TMR5IP: TMR5 Overflow Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 0	TMR4IP: TMR4 to PR4 Match Interrupt Priority bit
	1 = High priority

0 = Low priority

#### 查询PIC18F24K22供应商 9.8 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared by software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE/GIEH, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP and INT2IP of the INTCON3 register. There is no priority bit associated with INT0. It is always a high priority interrupt source.

# 9.9 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the INTCON register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the INTCON2 register. See **Section 11.0 "Timer0 Module"** for further details on the Timer0 module.

# 9.10 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF of the INTCON register. The interrupt can be enabled/ disabled by setting/clearing enable bit, RBIE of the INTCON register. Pins must also be individually enabled with the IOCB register. Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP of the INTCON2 register.

# 9.11 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.1.3 "Fast Register Stack"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

W TEMP	; W_TEMP is in virtual bank
STATUS, STATUS_TEMP	; STATUS TEMP located anywhere
BSR, BSR_TEMP	; BSR_TMEP located anywhere
ISR CODE	
BSR_TEMP, BSR	; Restore BSR
W_TEMP, W	; Restore WREG
STATUS TEMP, STATUS	; Restore STATUS
	STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE BSR_TEMP, BSR

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

# 查询PIC18F24K22供应商

TABLE 9-1	REGISTERS ASSOCIATED WITH INTERRUPTS								
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP		RBIP	116
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	117
IOCB	IOCB7	IOCB6	IOCB5	IOCB4		_	_	_	156
IPR1		ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR4		_	_	—	_	CCP5IP	CCP4IP	CCP3IP	130
IPR5		_	_	—		TMR6IP	TMR5IP	TMR4IP	130
PIE1		ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE4		_	_	_	_	CCP5IE	CCP4IE	CCP3IE	126
PIE5		_	_	—	_	TMR6IE	TMR5IE	TMR4IE	126
PIR1		ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR4	_	—	_	—	—	CCP5IF	CCP4IF	CCP3IF	121
PIR5	_		_		—	TMR6IF	TMR5IF	TMR4IF	122
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	151
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	60

# TABLE 9-1: REGISTERS ASSOCIATED WITH INTERRUPTS

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

### TABLE 9-2: CONFIGURATION REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST	_		—	LVP		STRVEN	355

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

### 查询PIC18F24K22供应商 10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. All pins of the I/O ports are multiplexed with one or more alternate functions from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has five registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)
- ANSEL register (analog input control)
- · SLRCON register (port slew rate control)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.





# 10.1 PORTA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the PORT latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 24.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs, and the comparator voltage reference output. The operation of pins RA<3:0> and RA5 as analog is selected by setting the ANSELA<5, 3:0> bits in the ANSELA register which is the default setting after a Power-on Reset.

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CM1CON0 and CM2CON0 registers.

Note: On a Power-on Reset, RA5 and RA<3:0> are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the drivers of the PORTA pins, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs.

MOVLB CLRF	0xf porta	'	Set BSR for banked SFRs Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	EOh	;	Configure I/O
MOVWF	ANSELA	;	for digital inputs
MOVLW	OCFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

# 查询PIC18F24K22供应商

# TABLE 10-1: PORTA I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RA0/C12IN0-/AN0	RA0	0	1	0	DIG	LATA<0> data output; not affected by analog input.
		1	0	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	C12IN0-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN0	1	1	I	AN	Analog input 0.
RA1/C12IN1-/AN1	RA1	0	1	0	DIG	LATA<1> data output; not affected by analog input.
		1	0	I	TTL	PORTA<1> data input; disabled when analog input enabled.
	C12IN1-	1	1	Ι	AN	Comparators C1 and C2 inverting input.
	AN1	1	1	I	AN	Analog input 1.
RA2/C2IN+/AN2/ DACOUT/VREF-	RA2	0	1	0	DIG	LATA<2> data output; not affected by analog input; disabled when DACOUT enabled.
		1	0		TTL	PORTA<2> data input; disabled when analog input enabled; disabled when DACOUT enabled.
	C2IN+	1	1	I	AN	Comparator C2 non-inverting input.
	AN2	1	1	I	AN	Analog output 2.
	DACOUT	х	1	0	AN	DAC Reference output.
	VREF-	1	1	I	AN	A/D reference voltage (low) input.
RA3/C1IN+/AN3/	RA3	0	1	0	DIG	LATA<3> data output; not affected by analog input.
VREF+		1	0	I	TTL	PORTA<3> data input; disabled when analog input enabled.
	C1IN+	1	1	I	AN	Comparator C1 non-inverting input.
	AN3	1	1	I	AN	Analog input 3.
	VREF+	1	1	I	AN	A/D reference voltage (high) input.
RA4/CCP5/	RA4	0	1	0	DIG	LATA<4> data output.
C1OUT/SRQ/		1	0	I	TTL	PORTA<4> data input; default configuration on POR.
TOCKI	CCP5	0	1	0	DIG	CCP5 Compare output/PWM output, takes priority over RA4 output.
		1	0	I	ST	Capture 5 input/Compare 5 output/ PWM 5 output.
	C1OUT	0	1	0	DIG	Comparator C1 output.
	SRQ	0	1	0	DIG	SR Latch Q output; take priority over CCP 5 output.
	TOCKI	1	0	I	ST	Timer0 external clock input.
RA5/C2OUT/	RA5	0	1	0	DIG	LATA<5> data output; not affected by analog input.
SRNQ/SS1/		1	0	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.
HLVDIN/AN4	C2OUT	0	1	0	DIG	Comparator C2 output.
	SRNQ		1	0	DIG	SR Latch $\overline{Q}$ output.
	SS1	1	0	I	TTL	SPI slave select input (MSSP1).
	HLVDIN	1	1	Ι	AN	High/Low-Voltage Detect input.
	AN4	1	1	I	AN	A/D input 4.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

#### 查询PIC18F24K22供应商 TABLE 10-1: PORTA I/O SUMMARY (CONTINUED)

TADLE IV-1.						
Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RA6/CLKO/OSC2	RA6	0	1	0	DIG	LATA<6> data output; enabled in INTOSC modes when CLKO is not enabled.
		1	0	I	TTL	PORTA<6> data input; enabled in INTOSC modes when CLKO is not enabled.
	CLKO	x	1	0	DIG	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
	OSC2	x	x	0	XTAL	Oscillator crystal output; connects to crystal or resonator in Crystal Oscillator mode.
RA7/CLKI/OSC1	RA7	0	1	0	DIG	LATA<7> data output; disabled in external oscillator modes.
		1	0	I	TTL	PORTA<7> data input; disabled in external oscillator modes.
	CLKI	x	1	I	AN	External clock source input; always associated with pin function OSC1.
	OSC1	x	х	I	XTAL	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH	<1:0>	310
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	l<1:0>	311
VREFCON1	DACEN	DACLPS	DACOE		DACP	SS<1:0>	_	DACNSS	341
VREFCON2	_	_	—		DACR<4:0>				
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>		343
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	151
SLRCON	_	—	—	SLRE	SLRD	SLRC	SLRB	SLRA	156
SRCON0	SRLEN	S	RCLK<2:0	>	SRQEN	SRNQEN	SRPS	SRPR	335
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				256
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	PSA T0PS<2:0>			157
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

### TABLE 10-3: CONFIGURATION REGISTERS ASSOCIATED WITH PORTA

Nar	ne	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONF	G1H	IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>		351

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

#### 查询PIC18F24K22供应商 10.1.1 PORTA OUTPUT PRIORITY

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTA pin functions from the highest to the lowest priority.

Analog input functions, such as ADC and comparator, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

D. A.L.Y		Port Fun	ction Priority by P	ort Pin		
Port bit	PORTA	PORTB	PORTC	PORTD <sup>(2)</sup>	PORTE <sup>(2)</sup>	
0	RA0	CCP4 <sup>(1)</sup>	SOSCO	SCL2	CCP3 <sup>(8)</sup>	
		RB0	P2B <sup>(6)</sup>	SCK2	P3A <sup>(8)</sup>	
			RC0	RD0	RE0	
1	RA1	SCL2 <sup>(1)</sup>	SOSCI	SDA2	P3B	
		SCK2 <sup>(1)</sup>	CCP2 <sup>(3)</sup>	CCP4	RE1	
		P1C <sup>(1)</sup>	P2A <sup>(3)</sup>	RD1		
		RB1	RC1			
2	RA2	SDA2 <sup>(1)</sup>	CCP1	P2B	CCP5	
		P1B <sup>(1)</sup>	P1A	RD2 <sup>(4)</sup>	RE2	
		RB2	CTPLS			
			RC2			
3	RA3	SDO2 <sup>(1)</sup>	SCL1	P2C	MCLR	
		CCP2 <sup>(6)</sup>	SCK1	RD3	Vpp	
		P2A <sup>(6)</sup>	RC3		RE3	
		RB3				
4	SRQ	P1D <sup>(1)</sup>	SDA1	SDO2		
	C1OUT	RB4	RC4	P2D		
	CCP5 <sup>(1)</sup>			RD4		
	RA4					

### TABLE 10-4: PORT PIN FUNCTION PRIORITY

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

- **3:** Function default pin.
- **4:** Function default pin (28-pin devices).
- **5:** Function default pin (40/44-pin devices).
- **6:** Function alternate pin.
- 7: Function alternate pin (28-pin devices).
- 8: Function alternate pin (40/44-pin devices)

#### 查询PIC18F24K22供应商 TABLE 10-4: PORT PIN FUNCTION PRIORITY (CONTINUED)

D. ALM	Port Function Priority by Port Pin										
Port bit	PORTA	PORTB	PORTC	PORTD <sup>(2)</sup>	PORTE <sup>(2)</sup>						
5	SRNQ	CCP3 <sup>(3)</sup>	SDO1	P1B							
	C2OUT	P3A <sup>(3)</sup>	RC5	RD5							
	RA5	P2B <sup>(1)(4)</sup>									
		RB5									
6	OSC2	PGC	TX1/CK1	TX2/CK2							
	CLKO	TX2/CK2 <sup>(1)</sup>	CCP3 <sup>(1)(7)</sup>	P1C							
	RA6	RB6	P3A <sup>(1)(7)</sup>	RD6							
		ICDCK	RC6								
7	RA7										
	OSC1	PGD	RX1/DT1	RX2/DT2							
	RA7	RX2/DT2 <sup>(1)</sup>	P3B <sup>(1)</sup>	P1D							
		RB7	RC7	RD7							
		ICDDT									

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

3: Function default pin.

4: Function default pin (28-pin devices).

5: Function default pin (40/44-pin devices).

- 6: Function alternate pin.
- 7: Function alternate pin (28-pin devices).
- 8: Function alternate pin (40/44-pin devices)

#### 查询PIC18F24K22供应商 10.2 PORTB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2:	INITIALIZING PORTB

MOVLB CLRF	0xF portb	; Set BSR for banked SFRs ; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	OFOh	; Value for init
MOVWF	ANSELB	; Enable RB<3:0> for
		; digital input pins
		; (not required if config bit
		; PBADEN is clear)
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs
		-

# 10.2.1 PORTB OUTPUT PRIORITY

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTB pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

# 10.3 Additional PORTB Pin Functions

PORTB pins RB<7:4> have an interrupt-on-change option. All PORTB pins have a weak pull-up option.

### 10.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually controlled weak internal pull-up. When set, each bit of the WPUB register enables the corresponding pin pull-up. When cleared, the RBPU bit of the INTCON2 register enables pull-ups on all pins which also have their corresponding WPUB bit set. When set, the RBPU bit disables all weak pull-ups. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, RB<5:0> are
	configured as analog inputs by default and
	read as '0'; RB<7:6> are configured as
	digital inputs.
	When the PBADEN Configuration bit is set
	to (1) DD (E(0) will alternatively be

to '1', RB<5:0> will alternatively be configured as digital inputs on POR.

### 10.3.2 INTERRUPT-ON-CHANGE

Four of the PORTB pins (RB<7:4>) are individually configurable as interrupt-on-change pins. Control bits in the IOCB register enable (when set) or disable (when clear) the interrupt function for each pin.

When set, the RBIE bit of the INTCON register enables interrupts on all pins which also have their corresponding IOCB bit set. When clear, the RBIE bit disables all interrupt-on-changes.

Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt-on-change comparison).

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTB. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt flag bit (RBIF) in the INTCON register.

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB to clear the mismatch condition (except when PORTB is the source or destination of a MOVFF instruction).
- b) Execute at least one instruction after reading or writing PORTB, then clear the flag bit, RBIF.

A mismatch condition will continue to set the RBIF flag bit. Reading or writing PORTB will end the mismatch condition and allow the RBIF bit to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After either one of these Resets, the RBIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set. Furthermore, since a read or write on a port affects all bits of that port, care must be taken when using multiple pins in Interrupt-on-change mode. Changes on one pin may not be seen while servicing changes on another pin.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

### 10.3.3 ALTERNATE FUNCTIONS

PORTB is multiplexed with several peripheral functions (Table 10-5). The pins have TTL input buffers. Some of these pin functions can be relocated to alternate pins using the Control fuse bits in CONFIG3H. RB5 is the default pin for P2B (28-pin devices). Clearing the P2BMX bit moves the pin function to RC0. RB5 is also the default pin for the CCP3/P3A peripheral pin. Clearing the CCP3MX bit moves the pin function to the RC6 pin (28-pin devices) or RE0 (40/44-pin devices).

Two other pin functions, T3CKI and CCP2/P2A, can be relocated from their default pins to PORTB pins by clearing the control fuses in CONFIG3H. Clearing T3CMX and CCP2MX moves the pin functions to RB5 and RB3, respectively.

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB0/INT0/CCP4/	RB0	0	1	0	DIG	LATB<0> data output; not affected by analog input.
FLT0/SRI/SS2/ AN12		1	0	I	TTL	PORTB<0> data input; disabled when analog input enabled.
	INT0	1	0	I	ST	External interrupt 0.
	CCP4 <sup>(3)</sup>	0	1	0	DIG	Compare 4 output/PWM 4 output.
		1	0	I	ST	Capture 4 input.
	FLT0	1	0	I	ST	PWM Fault input for ECCP auto-shutdown.
	SRI	1	0	I	ST	SR Latch input.
	SS2 <sup>(3)</sup>	1	0	I	TTL	SPI slave select input (MSSP2).
	AN12	1	1	I	AN	Analog input 12.
RB1/INT1/P1C/	RB1	0	1	0	DIG	LATB<1> data output; not affected by analog input.
SCK2/SCL2/ C12IN3-/AN10		1	0	Ι	ST	PORTB<1> data input; disabled when analog input enabled.
	INT1	1	0	I	ST	External Interrupt 1.
	P1C <sup>(3)</sup>	0	1	0	DIG	Enhanced CCP1 PWM output 3.
	SCK2 <sup>(3)</sup>	0	1	0	DIG	MSSP2 SPI Clock output.
		1	0	Ι	ST	MSSP2 SPI Clock input.
	SCL2 <sup>(3)</sup>	0	1	0	DIG	MSSP2 I <sup>2</sup> C <sup>™</sup> Clock output.
		1	0	Ι	l <sup>2</sup> C	MSSP2 I <sup>2</sup> C <sup>™</sup> Clock input.
	C12IN3-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN10	1	1	I	AN	Analog input 10.

TABLE 10-5: PORTB I/O SUMMARY

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $l^2C^{TM}$  = Schmitt Trigger input with  $l^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

# 查询PIC18F24K22供应商

# TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB2/INT2/CTED1/	RB2	0	1	0	DIG	LATB<2> data output; not affected by analog input.
P1B/SDI2/SDA2/ AN8		1	0	I	ST	PORTB<2> data input; disabled when analog input enabled.
	INT2	1	0	Ι	ST	External interrupt 2.
	CTED1	1	0	I	ST	CTMU Edge 1 input.
	P1B <sup>(3)</sup>	0	1	0	DIG	Enhanced CCP1 PWM output 2.
	SDI2 <sup>(3)</sup>	1	0	Ι	ST	MSSP2 SPI data input.
	SDA2 <sup>(3)</sup>	0	0	0	DIG	MSSP2 I <sup>2</sup> C <sup>™</sup> data output.
		1	0	I	l <sup>2</sup> C	MSSP2 I <sup>2</sup> C <sup>™</sup> data input.
	AN8	1	1	Ι	AN	Analog input 8.
RB3/CTED2/P2A/	RB3	0	1	0	DIG	LATB<3> data output; not affected by analog input.
CCP2/SDO2/ C12IN2-/AN9		1	0	I	ST	PORTB<3> data input; disabled when analog input enabled.
	CTED2	1	0	I	ST	CTMU Edge 2 input.
	P2A	0	1	0	DIG	Enhanced CCP1 PWM output 1.
	CCP2 <sup>(2)</sup>	0	1	0	DIG	Compare 2 output/PWM 2 output.
		1	0	I	ST	Capture 2 input.
	SDO2 <sup>(2)</sup>	0	1	0	DIG	MSSP2 SPI data output.
	C12IN2-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN9	1	1	I	AN	Analog input 9.
RB4/IOC0/P1D/	RB4	0	1	0	DIG	LATB<4> data output; not affected by analog input.
T5G/AN11		1	0	I	ST	PORTB<4> data input; disabled when analog input enabled.
	IOC0	1	0	I	TTL	Interrupt-on-change pin.
	P1D	0	1	0	DIG	Enhanced CCP1 PWM output 4.
	T5G	1	0	I	ST	Timer5 external clock gate input.
	AN11	1	1	I	AN	Analog input 11.
RB5/IOC1/P2B/	RB5	0	1	0	DIG	LATB<5> data output; not affected by analog input.
P3A/CCP3/T3CKI/ T1G/AN13		1	0	I	ST	PORTB<5> data input; disabled when analog input enabled.
	IOC1	1	0	I	TTL	Interrupt-on-change pin 1.
	P2B <sup>(1)(3)</sup>	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	P3A <sup>(1)</sup>	0	1	0	DIG	Enhanced CCP3 PWM output 1.
	CCP3 <sup>(1)</sup>	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	I	ST	Capture 3 input.
	T3CKI <sup>(2)</sup>	1	0	I	ST	Timer3 clock input.
	T1G	1	0	I	ST	Timer1 external clock gate input.
	AN13	1	1	I	AN	Analog input 13.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

#### 查询PIC18F24K22供应商 TABLE 10-5 PORTB I/O SUMMARY (CONTINUED)

TABLE 10-5.	PORTB I/O SUMMART (CONTINUED)							
Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description		
RB6/KBI2/PGC	RB6	0	1	0	DIG	LATB<6> data output; not affected by analog input.		
		1	0	I	ST	PORTB<6> data input; disabled when analog input enabled.		
	IOC2	1	0	I	TTL	Interrupt-on-change pin.		
	TX2 <sup>(3)</sup>	0	1	0	DIG	EUSART 2 asynchronous transmit data output.		
	CK2 <sup>(3)</sup>	0	1	0	DIG	EUSART 2 synchronous serial clock output.		
		1	0	I	ST	EUSART 2 synchronous serial clock input.		
	PGC	х	х	I	ST	In-Circuit Debugger and ICSP <sup>™</sup> programming clock input.		
RB7/KBI3/PGD	RB7	0	1	0	DIG	LATB<7> data output; not affected by analog input.		
		1	0	Ι	ST	PORTB<7> data input; disabled when analog input enabled.		
	IOC3	1	0	I	TTL	Interrupt-on-change pin.		
	RX2 <sup>(2), (3)</sup>	1	0	I	ST	EUSART 2 asynchronous receive data input.		
	DT2 <sup>(2), (3)</sup>	0	1	0	DIG	EUSART 2 synchronous serial data output.		
		1	0	-	ST	EUSART 2 synchronous serial data input.		
	PGD	х	х	0	DIG	In-Circuit Debugger and ICSP <sup>™</sup> programming data output.		
		х	х	I	ST	In-Circuit Debugger and ICSP <sup>™</sup> programming data input.		

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	_	ANSB5	ANSB4	ANSB3	ANSB2 ANSB		ANSB0	153
ECCP2AS	CCP2ASE	CCP2AS<2:0>			P2SSAC<	205			
CCP2CON	P2M	<1:0>	DC2B	<1:0>		201			
ECCP3AS	<b>CCP3ASE</b>	(	CCP3AS<2:0>		P3SSAC<	P3SSBD<1:0>		205	
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<3	CCP3M<3:0>		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	116
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	117
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_			156
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	155
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	151
SLRCON	_		_	SLRE <sup>(1)</sup>	SLRD <sup>(1)</sup>	SLRC	SLRB	SLRA	156
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL T1GSS<1:0>		S<1:0>	171
T3CON	TMR3C	CS<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO_DONE	T5GVAL T5GSS		171	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	155

#### TABLE 10-6: REGISTERS ASSOCIATED WITH PORTB

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTB.

**Note 1:** Available on PIC18(L)F4XK22 devices.

# 查询PIC18F24K22供应商

TABLE 10-7: CONFIGURATION REGISTERS ASSOCIATED WITH PORTB										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354	
CONFIG4L	DEBUG	XINST	_	_	—	LVP <sup>(1)</sup>	—	STRVEN	355	

Legend: - = unimplemented locations, read as '0'. Shaded bits are not used for PORTB.

Note 1: Can only be changed when in high voltage programming mode.

#### 10.4 **PORTC Registers**

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-8). The pins have Schmitt Trigger input buffers.

Some of these pin functions can be relocated to alternate pins using the Control fuse bits in CONFIG3H. RC0 is the default pin for T3CKI. Clearing the T3CMX bit moves the pin function to RB5. RC1 is the default pin for the CCP2 peripheral pin. Clearing the CCP2MX bit moves the pin function to the RB3 pin.

Two other pin functions, P2B and CCP3, can be relocated from their default pins to PORTC pins by clearing the control fuses in CONFIG3H. Clearing P2BMX and CCP3MX moves the pin functions to RC0 and RC6<sup>(1)</sup>/ RE0<sup>(2)</sup>, respectively.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. The EUSART and MSSP peripherals override the TRIS bit to make a pin an output or an input, depending on the peripheral configuration. Refer to the corresponding peripheral section for additional information.

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

#### EXAMPLE 10-3 INITIAL IZING PORTC

MOVLB	0xF	; Set BSR for banked SFRs
CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs
MOVLW	30h	; Value used to
		; enable digital inputs
MOVWF	ANSELC	; RC<3:2> dig input enable
		; No ANSEL bits for RC<1:0>
		; RC<7:6> dig input enable

#### 10.4.1 PORTC OUTPUT PRIORITY

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTC pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

# TABLE 10-8: PORTC I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RC0/P2B/T3CKI/T3G/	RC0	0	1	0	DIG	LATC<0> data output; not affected by analog input.
T1CKI/SOSCO		1	0	Ι	ST	PORTC<0> data input; disabled when analog input enabled.
	P2B <sup>(2)</sup>	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	T3CKI <sup>(1)</sup>	1	0	I	ST	Timer3 clock input.
	T3G	1	0	I	ST	Timer3 external clock gate input.
	T1CKI	1	0	I	ST	Timer1 clock input.
	SOSCO	x	_	0	XTAL	Secondary oscillator output.
RC1/P2A/CCP2/SOSCI	RC1	0	1	0	DIG	LATC<1> data output; not affected by analog input.
		1	0	I	ST	PORTC<1> data input; disabled when analog input enabled.
	P2A	0	1	0	DIG	Enhanced CCP2 PWM output 1.
	CCP2 <sup>(1)</sup>	0	1	0	DIG	Compare 2 output/PWM 2 output.
		1	0	Ι	ST	Capture 2 input.
	SOSCI	х	Ι	Ι	XTAL	Secondary oscillator input.
RC2/CTPLS/P1A/	RC2	0	1	0	DIG	LATC<2> data output; not affected by analog input.
CCP1/T5CKI/AN14		1	0	Ι	ST	PORTC<2> data input; disabled when analog input enabled.
	CTPLS	0	1	0	DIG	CTMU pulse generator output.
	P1A	0	1	0	DIG	Enhanced CCP1 PWM output 1.
	CCP1	0	1	0	DIG	Compare 1 output/PWM 1 output.
		1	0	Ι	ST	Capture 1 input.
	T5CKI	1	0	Ι	ST	Timer5 clock input.
	AN14	1	1	Ι	AN	Analog input 14.
RC3/SCK1/SCL1/AN15	RC3	0	1	0	DIG	LATC<3> data output; not affected by analog input.
		1	0	Ι	ST	PORTC<3> data input; disabled when analog input enabled.
	SCK1	0	1	0	DIG	MSSP1 SPI Clock output.
		1	0	Ι	ST	MSSP1 SPI Clock input.
	SCL1	0	1	0	DIG	MSSP1 I <sup>2</sup> C <sup>™</sup> Clock output.
		1	0	Ι	I2C	MSSP1 I <sup>2</sup> C <sup>™</sup> Clock input.
	AN15	1	1	I	AN	Analog input 15.
RC4/SDI1/SDA1/AN16	RC4	0	1	0	DIG	LATC<4> data output; not affected by analog input.
		1	0	Ι	ST	PORTC<4> data input; disabled when analog input enabled.
	SDI1	1	0	Ι	ST	MSSP1 SPI data input.
	SDA1	0	0	0	DIG	MSSP1 I <sup>2</sup> C™ data output.
		1	0	Ι	I2C	MSSP1 I <sup>2</sup> C™ data input.
	AN16	1	1	I	AN	Analog input 16.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I<sup>2</sup>C<sup>TM</sup> = Schmitt Trigger input with I<sup>2</sup>C.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

# 查询PIC18F24K22供应商

# TABLE 10-8: PORTC I/O SUMMARY (CONTINUED)

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RC5/SDO1/AN17	RC5	0	1	0	DIG	LATC<5> data output; not affected by analog input.
		1	0	I	ST	PORTC<5> data input; disabled when analog input enabled.
	SDO1	0	1	0	DIG	MSSP1 SPI data output.
	AN17			Ι	AN	Analog input 17.
RC6/P3A/CCP3/TX1/	RC6	0	1	0	DIG	LATC<6> data output; not affected by analog input.
CK1/AN18		1	0	Ι	ST	PORTC<6> data input; disabled when analog input enabled.
	P3A <sup>(2), (3)</sup>	0	1	0	CMOS	Enhanced CCP3 PWM output 1.
	CCP3 <sup>(2), (3)</sup>	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	Ι	ST	Capture 3 input.
	TX1	0	1	0	DIG	EUSART 1 asynchronous transmit data output.
	CK1	0	1	0	DIG	EUSART 1 synchronous serial clock output.
		1	0	I	ST	EUSART 1 synchronous serial clock input.
	AN18	1	1	I	AN	Analog input 18.
RC7/P3B/RX1/DT1/	RC7	0	1	0	DIG	LATC<7> data output; not affected by analog input.
AN19		1	0	Ι	ST	PORTC<7> data input; disabled when analog input enabled.
	P3B	0	1	0	CMOS	Enhanced CCP3 PWM output 2.
	RX1	1	0	I	ST	EUSART 1 asynchronous receive data in.
	DT1	0	1	0	DIG	EUSART 1 synchronous serial data output.
		1	0	Ι	ST	EUSART 1 synchronous serial data input.
	AN19	1	1	I	AN	Analog input 19.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

**3:** Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

### 查询PIC18F24K22供应商

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—	153
ECCP1AS	CCP1ASE		CCP1AS<2:0>		P1SSA0	C<1:0>	P1SSB	D<1:0>	205
CCP1CON	P1M<	1:0>	DC1B<	1:0>		CCP1M<3:0	)>		201
ECCP2AS	CCP2ASE		CCP2AS<2:0>		P2SSA0	C<1:0>	P2SSB	D<1:0>	205
CCP2CON	P2M<	1:0>	DC2B<	1:0>		CCP2M<3:0	)>		201
CTMUCONH	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	155
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	151
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SLRCON	_	_	_	SLRE <sup>(1)</sup>	SLRD <sup>(1)</sup>	SLRC	SLRB	SLRA	156
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				256
T1CON	TMR1CS	S<1:0>	T1CKPS	<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T3CON	TMR3CS	6<1:0>	T3CKPS	<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS		171
T5CON	TMR5CS	S<1:0>	T5CKPS<1:0>		T5OSCEN	T5SYNC	T5RD16	TMR5ON	170
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

#### TABLE 10-9: REGISTERS ASSOCIATED WITH PORTC

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

**Note 1:** Available on PIC18(L)F4XK22 devices.

#### TABLE 10-10: CONFIGURATION REGISTERS ASSOCIATED WITH PORTC

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CC	NFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

#### 查询PIC18F24K22供应商 10.5 PORTD Registers

Note:	PORTD is only available on 40-pin and 44-
	pin devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., disable the output driver). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

All of the PORTD pins are multiplexed with analog and digital peripheral modules. See Table .

Note:	On a Power-on Reset, these pins are
	configured as analog inputs.

#### EXAMPLE 10-4: INITIALIZING PORTD

MOVLB CLRF	0xF portd	; Set BSR for banked SFRs ; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs
MOVLW	30h	; Value used to
		; enable digital inputs
MOVWF	ANSELD	; RD<3:0> dig input enable
		; RC<7:6> dig input enable

#### 10.5.1 PORTD OUTPUT PRIORITY

Each PORTD pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTD pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

### 查询PIC18F24K22供应商

#### TABLE 10-11: PORTD I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD0/SCK2/SCL2/AN20	RD0	0	1	0	DIG	LATD<0> data output; not affected by analog input.
		1	0	I	ST	PORTD<0> data input; disabled when analog input enabled.
	SCK2	0	1	0	DIG	MSSP2 SPI Clock output.
		1	0	I	ST	MSSP2 SPI Clock input.
	SCL2	0	1	0	DIG	MSSP2 I <sup>2</sup> C™ Clock output.
		1	0	I	l <sup>2</sup> C	MSSP2 I <sup>2</sup> C™ Clock input.
	AN20	1	1	I	AN	Analog input 20.
RD1/CCP4/SDI2/SDA2/	RD1	0	1	0	DIG	LATD<1> data output; not affected by analog input.
AN21		1	0	I	ST	PORTD<1> data input; disabled when analog input enabled.
	CCP4	0	1	0	DIG	Compare 4 output/PWM 4 output.
		1	0	I	ST	Capture 4 input.
	SDI2	1	0	I	ST	MSSP2 SPI data input.
	SDA2	0	0	0	DIG	MSSP2 I <sup>2</sup> C™ data output.
		1	0	Ι	I2C	MSSP2 I <sup>2</sup> C™ data input.
	AN21	1	1	I	AN	Analog input 21.
RD2/P2B/AN22	RD2	0	1	0	DIG	LATD<2> data output; not affected by analog input.
		1	0	I	ST	PORTD<2> data input; disabled when analog input enabled.
	P2B <sup>(1)</sup>	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	AN22	1	1	I	AN	Analog input 22.
RD3/P2C/SS2/AN23	RD3	0	1	0	DIG	LATD<3> data output; not affected by analog input.
		1	0	I	ST	PORTD<3> data input; disabled when analog input enabled.
	P2C	0	1	0	DIG	Enhanced CCP2 PWM output 4.
	SS2	1	0	I	TTL	MSSP2 SPI slave select input.
	AN23	1	1	I	AN	Analog input 23.
RD4/P2D/SDO2/AN24	RD4	0	1	0	DIG	LATD<4> data output; not affected by analog input.
		1	0	I	ST	PORTD<4> data input; disabled when analog input enabled.
	P2D	0	1	0	DIG	Enhanced CCP2 PWM output 3.
	SDO2	0	1	0	DIG	MSSP2 SPI data output.
	AN24	1	1	I	AN	Analog input 24.
RD5/P1B/AN25	RD5	0	1	0	DIG	LATD<5> data output; not affected by analog input.
		1	0	I	ST	PORTD<5> data input; disabled when analog input enabled.
	P1B	0	1	0	DIG	Enhanced CCP1 PWM output 2.
	AN25			I	AN	Analog input 25.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $l^2C^{TM}$  = Schmitt Trigger input with  $l^2C$ .

**Note 1:** Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

#### 查询PIC18F24K22供应商 TABLE 10-11: PORTD 1/0 SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD6/P1C/TX2/CK2/	RD6	0	1	0	DIG	LATD<6> data output; not affected by analog input.
AN26		1	0	I	ST	PORTD<6> data input; disabled when analog input enabled.
	P1C	0	1	0	DIG	Enhanced CCP1 PWM output 3.
	TX2	0	1	0	DIG	EUSART 2 asynchronous transmit data output.
	CK2	0	1	0	DIG	EUSART 2 synchronous serial clock output.
		1	0	Ι	ST	EUSART 2 synchronous serial clock input.
	AN26	1	1	I	AN	Analog input 26.
RD7/P1D/RX2/DT2/	RD7	0	1	0	DIG	LATD<7> data output; not affected by analog input.
AN27		1	0	I	ST	PORTD<7> data input; disabled when analog input enabled.
	P1D	0	1	0	DIG	Enhanced CCP1 PWM output 4.
	RX2	1	0	I	ST	EUSART 2 asynchronous receive data in.
	DT2	0	1	0	DIG	EUSART 2 synchronous serial data output.
		1	0	Ι	ST	EUSART 2 synchronous serial data input.
	AN27	1	1	Ι	AN	Analog input 27.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $l^2C^{TM}$  = Schmitt Trigger input with  $l^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ANSELD <sup>(1)</sup>	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	153	
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274	
CCP1CON	P1M<	:1:0>	DC1E	3<1:0>		CCP1N	1<3:0>		201	
CCP2CON	P2M<	:1:0>	DC2E	3<1:0>		CCP2M<3:0>				
CCP4CON	—	—	DC4E	3<1:0>	CCP4M<3:0>				201	
LATD <sup>(1)</sup>	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	155	
PORTD <sup>(1)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	151	
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273	
SLRCON <sup>(1)</sup>	—	—	_	SLRE	SLRD	SLRD SLRC SLRB SL		SLRA	156	
SSP2CON1	WCOL	SSPOV	SSPEN CKP		SSPM<3:0>		•	256		
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154	

#### TABLE 10-12: REGISTERS ASSOCIATED WITH PORTD

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

Note 1: Available on PIC18(L)F4XK22 devices.

#### TABLE 10-13: CONFIGURATION REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

#### 查询PIC18F24K22供应商 **10.6 PORTE Registers**

Depending on the particular PIC18(L)F2X/4XK22 device selected, PORTE is implemented in two different ways.

#### 10.6.1 PORTE ON 40/44-PIN DEVICES

For PIC18(L)F2X/4XK22 devices, PORTE is a 4-bit wide port. Three pins (RE0/P3A/CCP3/AN5, RE1/P3B/ AN6 and RE2/CCP5/AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., disable the output driver). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

TRISE controls the direction of the REx pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

Note:	On a	Power-on	Reset,	RE<2:0>	are
	configu	ured as anal	og input	S.	

The fourth pin of PORTE ( $\overline{\text{MCLR}/\text{VPP}/\text{RE3}}$ ) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

**Note:** On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.

#### EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
CLRF	ANSELE	; Configure analog pins
		; for digital only
MOVLW	05h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as input
		; RE<1> as output
		; RE<2> as input

#### 10.6.2 PORTE ON 28-PIN DEVICES

For PIC18F2XK22 devices, PORTE is only available when Master Clear functionality is disabled (MCLR = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

#### 10.6.3 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 (TRISE<7>) bit enables the RE3 pin pull-up. The RBPU bit of the INTCON2 register controls pull-ups on both PORTB and PORTE. When  $\overline{RBPU} = 0$ , the weak pull-ups become active on all pins which have the WPUE3 or WPUBx bits set. When set, the RBPU bit disables all weak pull-ups. The pull-ups are disabled on a Poweron Reset. When the RE3 port pin is configured as MCLR. (CONFIG3H<7>, MCLRE=1 and CONFIG4L<2>, LVP=0), or configured for Low Voltage Programming, (MCLRE=x and LVP=1), the pull-up is always enabled and the WPUE3 bit has no effect.

#### 10.6.4 PORTE OUTPUT PRIORITY

Each PORTE pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTE pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

### 查询PIC18F24K22供应商

#### TABLE 10-14: PORTE I/O SUMMARY

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RE0/P3A/CCP3/AN5	RE0	0	1	0	DIG	LATE<0> data output; not affected by analog input.
		1	0	I	ST	PORTE<0> data input; disabled when analog input enabled.
	P3A <sup>(1)</sup>	0	1	0	DIG	Enhanced CCP3 PWM output.
	CCP3 <sup>(1)</sup>	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	I	ST	Capture 3 input.
	AN5	1	1	I	AN	Analog input 5.
RE1/P3B/AN6	RE1	0	1	0	DIG	LATE<1> data output; not affected by analog input.
		1	0	I	ST	PORTE<1> data input; disabled when analog input enabled.
	P3B	0	х	0	DIG	Enhanced CCP3 PWM output.
	AN6	1	1	I	AN	Analog input 6.
RE2/CCP5/AN7	RE2	0	1	0	DIG	LATE<2> data output; not affected by analog input.
		1	0	I	ST	PORTE<2> data input; disabled when analog input enabled.
	CCP5	0	1	0	DIG	Compare 5 output/PWM 5 output.
		1	0	I	ST	Capture 5 input.
	AN7	1	1	I	AN	Analog input 7.
RE3/VPP/MCLR	RE3	_	_	I	ST	PORTE<3> data input; enabled when Configuration bit MCLRE = 0.
	Vpp	—	—	Р	AN	Programming voltage input; always available
	MCLR	_	_	I	ST	Active-low Master Clear (device Reset) input; enabled when configuration bit MCLRE = 1.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ .

**Note 1:** Alternate pin assignment for P3A/CCP3 when Configuration bit CCP3MX is clear.

#### TABLE 10-15: REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSELE <sup>(1)</sup>						ANSE2	ANSE1	ANSE0	154
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RBIP	116
LATE <sup>(1)</sup>	_	_	_	_	_	LATE2	LATE1	LATE0	155
PORTE	_	_	_	_	RE3	RE2 <sup>(1)</sup>	RE1 <sup>(1)</sup>	RE0 <sup>(1)</sup>	152
SLRCON	_	—	—	SLRE <sup>(1)</sup>	SLRD <sup>(1)</sup>	SLRC	SLRB	SLRA	156
TRISE	WPUE3	—	—	—	—	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTE.

Note 1: Available on PIC18(L)F4XK22 devices.

### 查询PIC18F24K22供应商

TABLE 10-16: CONFIGURATION REGISTERS ASSOCIATED WITH PORTE	<b>DRTE</b>
--	-------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST		_	_	LVP <sup>(1)</sup>	_	STRVEN	355

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

Note 1: Can only be changed when in high voltage programming mode.

#### 10.7 Port Analog Control

Most port pins are multiplexed with analog functions such as the Analog-to-Digital Converter and comparators. When these I/O pins are to be used as analog inputs it is necessary to disable the digital input buffer to avoid excessive current caused by improper biasing of the digital input. Individual control of the digital input buffers on pins which share analog functions is provided by the ANSELA, ANSELB, ANSELC, ANSELD and ANSELE registers. Setting an ANSx bit high will disable the associated digital input buffer and cause all reads of that pin to return '0' while allowing analog functions of that pin to operate correctly.

The state of the ANSx bits has no affect on digital output functions. A pin with the associated TRISx bit clear and ANSx bit set will still operate as a digital output but the input mode will be analog. This can cause unexpected behavior when performing readmodify-write operations on the affected port.

All ANSEL register bits default to '1' upon POR and BOR, disabling digital inputs for their associated port pins. All TRIS register bits default to '1' upon POR or BOR, disabling digital outputs for their associated port pins. As a result, all port pins that have an ANSEL register will default to analog inputs upon POR or BOR.

#### 10.8 Port Slew Rate Control

The output slew rate of each port is programmable to select either the standard transition rate or a reduced transition rate of approximately 0.1 times the standard to minimize EMI. The reduced transition time is the default slew rate for all ports.

REGISTER 10-1: F	PORTX <sup>(1)</sup> : PORTx REGISTER
------------------	---------------------------------------

		-					
R/W-u/x							
Rx7	Rx6	Rx5	Rx4	Rx3	Rx2	Rx1	Rx0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n/n = Value at POR and BO	R/Value at all other Resets	

#### bit 7-0 Rx<7:0>: PORTx I/O bit values<sup>(2)</sup>

Note 1: Register Description for PORTA, PORTB, PORTC and PORTD.

2: Writes to PORTx are written to corresponding LATx register. Reads from PORTx register is return of I/O pin values.

### 查询PIC18F24K22供应商

#### REGISTER 10-2: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R/W-u/x	R/W-u/x	R/W-u/x	R/W-u/x
—	_	_	_	RE3 <sup>(1)</sup>	RE2 <sup>(2), (3)</sup>	RE1 <sup>(2), (3)</sup>	RE0 <sup>(2), (3)</sup>
bit 7			•			•	bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimpler					
'1' = Bit is set '0' = Bit is cleared		x = Bit is unknown					
n/n = Value at P(	)R and BO	R/Value at all o	ther Resets				

- bit 7-4 Unimplemented: Read as '0'
- bit 3 **RE3:** PORTE Input bit value<sup>(1)</sup>
- bit 2-0 **RE<2:0>:** PORTE I/O bit values<sup>(2), (3)</sup>
- **Note 1:** Port is available as input only when MCLRE = 0.
  - 2: Writes to PORTx are written to corresponding LATx register. Reads from PORTx register is return of I/O pin values.
  - 3: Available on PIC18(L)F4XK22 devices.

#### REGISTER 10-3: ANSELA – PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5	ANSA5: RA5 Analog Select bit
	<ol> <li>1 = Digital input buffer disabled</li> <li>0 = Digital input buffer enabled</li> </ol>
bit 4	Unimplemented: Read as '0'
bit 3-0	<b>ANSA&lt;3:0&gt;:</b> RA<3:0> Analog Select bit 1 = Digital input buffer disabled

0 = Digital input buffer enabled

x = Bit is unknown

### 查询PIC18F24K22供应商

-n = Value at POR

#### **REGISTER 10-4:** ANSELB – PORTB ANALOG SELECT REGISTER

 bit 7	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0 bit 0
							Dit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

bit 7-6	<b>Unimplemented:</b> Read as '0'

bit 5-0 ANSB<5:0>: RB<5:0> Analog Select bit

1 = Digital input buffer disabled

0 = Digital input buffer enabled

#### REGISTER 10-5: ANSELC – PORTC ANALOG SELECT REGISTER

'1' = Bit is set

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0
ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 ANSC<7:2>: RC<7:2> Analog Select bit

- 1 = Digital input buffer disabled
- 0 = Digital input buffer enabled
- bit 1-0 Unimplemented: Read as '0'

#### **REGISTER 10-6:** ANSELD – PORTD ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSD<7:0>: RD<7:0> Analog Select bit

- 1 = Digital input buffer disabled
- 0 = Digital input buffer enabled

### 查询PIC18F24K22供应商

#### **REGISTER 10-7: ANSELE – PORTE ANALOG SELECT REGISTER**

Legend:							
bit 7							bit 0
—	—	—	—	—	ANSE2 <sup>(1)</sup>	ANSE1 <sup>(1)</sup>	ANSE0 <sup>(1)</sup>
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1

		0 – Onimplemented bit, rea	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented: Read as '0'

bit 2-0	ANSE<2:0>: RE<2:0> Analog Select bit <sup>(1)</sup>
	1 = Digital input buffer disabled
	0 = Digital input buffer enabled

Note 1: Available on PIC18(L)F4XK22 devices only.

#### **REGISTER 10-8:** TRISX: PORTX TRI-STATE REGISTER<sup>(1)</sup>

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISx7 | TRISx6 | TRISx5 | TRISx4 | TRISx3 | TRISx2 | TRISx1 | TRISx0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRISx<7:0>: PORTx Tri-State Control bit

1 = PORTx pin configured as an input (tri-stated)

0 = PORTx pin configured as an output

**Note 1:** Register description for TRISA, TRISB, TRISC and TRISD.

#### REGISTER 10-9: TRISE: PORTE TRI-STATE REGISTER

R/W-1	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
WPUE3	—	—	—	—	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>WPUE3:</b> Weak Pull-up Register bits 1 = Pull-up enabled on PORT pin 0 = Pull-up disabled on PORT pin
bit 6-3	Unimplemented: Read as '0'
bit 2-0	TRISE<7:0>: PORTE Tri-State Control bit <sup>(1)</sup>
	<ul><li>1 = PORTE pin configured as an input (tri-stated)</li><li>0 = PORTE pin configured as an output</li></ul>

Note 1: Available on PIC18(L)F4XK22 devices only.

### 查询PIC18F24K22供应商

#### **REGISTER 10-10: LATX: PORTX OUTPUT LATCH REGISTER<sup>(1)</sup>**

Legend:							
bit 7							bit 0
LATx7	LATx6	LATx5	LATx4	LATx3	LATx2	LATx1	LATx0
R/W-x/u							

Logona.					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 7-0 LATx<7:0>: PORTx Output Latch bit value<sup>(2)</sup>

Note 1: Register Description for LATA, LATB, LATC and LATD.

2: Writes to PORTA are written to corresponding LATA register. Reads from PORTA register is return of I/O pin values.

#### **REGISTER 10-11: LATE: PORTE OUTPUT LATCH REGISTER<sup>(1)</sup>**

U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	LATE2	LATE1	LATE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 LATE<2:0>: PORTE Output Latch bit value<sup>(2)</sup>

Note 1: Available on PIC18(L)F4XK22 devices only.

2: Writes to PORTA are written to corresponding LATA register. Reads from PORTA register is return of I/O pin values.

#### REGISTER 10-12: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0

WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled on PORT pin

0 = Pull-up disabled on PORT pin

### 查询PIC18F24K22供应商

#### REGISTER 10-13: IOCB: INTERRUPT-ON-CHANGE PORTB CONTROL REGISTER

bit 7							bit 0
IOCB7	IOCB6	IOCB5	IOCB4	—	_		_
R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **IOCB<7:4>:** Interrupt-on-Change PORTB control bits

 $1 = \text{Interrupt-on-change enabled}^{(1)}$ 

0 = Interrupt-on-change disabled

**Note 1:** Interrupt-on-change requires that the RBIE bit (INTCON<3>) is set.

#### REGISTER 10-14: SLRCON: SLEW RATE CONTROL REGISTER

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SLRE <sup>(1)</sup>	SLRD <sup>(1)</sup>	SLRC	SLRB	SLRA
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	Unimplemented: Read as '0'
bit 4	SLRE: PORTE Slew Rate Control bit <sup>(1)</sup>
	1 = All outputs on PORTE slew at a limited rate
	0 = All outputs on PORTE slew at the standard rate
bit 3	SLRD: PORTD Slew Rate Control bit <sup>(1)</sup>
	1 = All outputs on PORTD slew at a limited rate
	0 = All outputs on PORTD slew at the standard rate
bit 2	SLRC: PORTC Slew Rate Control bit
	1 = All outputs on PORTC slew at a limited rate
	0 = All outputs on PORTC slew at the standard rate
bit 1	SLRB: PORTB Slew Rate Control bit
	1 = All outputs on PORTB slew at a limited rate
	0 = All outputs on PORTB slew at the standard rate
bit 0	SLRA: PORTA Slew Rate Control bit
	1 = All outputs on PORTA slew at a limited rate <sup>(2)</sup>
	0 = All outputs on PORTA slew at the standard rate
Note de	

Note 1: These bits are available on PIC18(L)F4XK22 devices.

2: The slew rate of RA6 defaults to standard rate when the pin is used as CLKOUT.

### 查询PIC18F24K22供应商

### 11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
   prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA		TOPS<2:0>	
bit 7							bit 0

Legend:							
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7 TMR00		I: Timer0 On/Off Control bit					
	1 = Enab 0 = Stops	les Timer0 s Timer0					
bit 6	T08BIT:	Timer0 8-bit/16-bit Control b	it				
		r0 is configured as an 8-bit f r0 is configured as a 16-bit f					
bit 5	<b>T0CS</b> : Ti	TOCS: Timer0 Clock Source Select bit					
		1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)					
bit 4	TOSE: Ti	T0SE: Timer0 Source Edge Select bit					
		ment on high-to-low transition ment on low-to-high transition	•				
bit 3	PSA: Tin	PSA: Timer0 Prescaler Assignment bit					
			ed. Timer0 clock input bypasse ner0 clock input comes from p	•			
bit 2-0	T0PS<2:0>: Timer0 Prescaler Select bits						
	110 = 1: 101 = 1:6	256 prescale value 128 prescale value 64 prescale value					
	011 = 1:	32 prescale value 16 prescale value 3 prescale value					
		<ol> <li>prescale value</li> <li>prescale value</li> </ol>					

#### 查询PIC18F24K22供应商 11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit of the T0CON register. In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.3 "Prescaler"). Timer0 incrementing is inhibited for two instruction cycles following a TMR0 register write. The user can work around this by adjusting the value written to the TMR0 register to compensate for the anticipated missing increments.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the T0CON register; clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements (see Table 27-11) to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

#### 11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is neither directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without the need to verify that the read of the high and low byte were valid. Invalid reads could otherwise occur due to a rollover between successive reads of the high and low byte.


Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Writing to TMR0H does not directly affect Timer0. Instead, the high byte of Timer0 is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

### FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.





#### 11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits of the T0CON register which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When the prescaler is assigned, prescale values from 1:2 through 1:256 in integer power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

#### 11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

### 11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit of the INTCON register. Before re-enabling the interrupt, the TMR0IF bit must be cleared by software in the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	-	RBIP	116
TOCON	TMR0ON T08BIT T0CS T0SE PSA T0PS<2:0>					157			
TMR0H	Timer0 Register, High Byte				—				
TMR0L	Timer0 Register, Low Byte				—				
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154

TABLE 11-1:	<b>REGISTERS ASSOCIATED WITH TIMER0</b>
-------------	---

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used by Timer0.

查询PIC18F24K22供应商 NOTES:

Special Event Trigger (with CCP/ECCP)

· Selectable Gate Source Polarity

· Gate Toggle Mode

· Gate Value Status

Gate Event Interrupt


· Gate Single-pulse Mode

### 查询PIC18F24K22供应商

#### TIMER1/3/5 MODULE WITH 12.0 GATE CONTROL

The Timer1/3/5 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- · Programmable internal or external clock source
- 2-bit prescaler
- · Dedicated Secondary 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1/3/5 gate (count enable) sources
- Interrupt on overflow
- · Wake-up on overflow (external clock, Asynchronous mode only)
- 16-Bit Read/Write Operation
- · Time base for the Capture/Compare function
- Figure 12-1 is a block diagram of the Timer1/3/5 module.



#### FIGURE 12-1: **TIMER1/3/5 BLOCK DIAGRAM**

#### DS41412C-page 161

#### 查询PIC18F24K22供应商 12.1 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the TMRxON and TMRxGE bits in the TxCON and TxGCON registers, respectively. Table 12-1 displays the Timer1/3/5 enable selections.

## TABLE 12-1:TIMER1/3/5 ENABLESELECTIONS

TMRxON	TMRxGE	Timer1/3/5 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

#### 12.2 Clock Source Selection

The TMRxCS<1:0> and TxSOSCEN bits of the TxCON register are used to select the clock source for Timer1/3/5. The dedicated Secondary Oscillator circuit can be used as the clock source for Timer1, Timer3 and Timer5, simultaneously. Any of the TxSOSCEN bits will enable the Secondary Oscillator circuit and select it as the clock source for that particular timer. Table 12-2 displays the clock source selections.

#### 12.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the TxG pin to Timer1/3/5 Gate
- C1 or C2 comparator input to Timer1/3/5 Gate

#### 12.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKI pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	<ul> <li>Timer1/3/5 enabled after POR</li> </ul>

- Write to TMRxH or TMRxL
- Timer1/3/5 is disabled
- Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5 is enabled (TMRxON=1) when TxCKI is low.

#### TABLE 12-2: CLOCK SOURCE SELECTIONS

TMRxCS1	TMRxCS0	TxSOSCEN	Clock Source
0	1	X	System Clock (Fosc)
0	0	х	Instruction Clock (Fosc/4)
1	0	0	External Clocking on TxCKI Pin
1	0	1	Osc.Circuit On SOSCI/SOSCO Pins

#### 查询PIC18F24K22供应商 12.3 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The TxCKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

### 12.4 Secondary Oscillator

A dedicated secondary low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the TxSOSCEN bit of the TxCON register, the SOSCGO bit of the OSCCON2 register or by selecting the secondary oscillator as the system clock by setting SCS<1:0> = 01 in the OSCCON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, TxSOSCEN should be set and a suitable delay observed prior to enabling Timer1/3/5.

### 12.5 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit TxSYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 12.5.1 "Reading and Writing Timer1/3/5 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

#### 12.5.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

### 12.6 Timer1/3/5 16-Bit Read/Write Mode

Timer1/3/5 can be configured to read and write all 16 bits of data, to and from, the 8-bit TMRxL and TMRxH registers, simultaneously. The 16-bit read and write operations are enabled by setting the RD16 bit of the TxCON register.

To accomplish this function, the TMRxH register value is mapped to a buffer register called the TMRxH buffer register. While in 16-Bit mode, the TMRxH register is not directly readable or writable and all read and write operations take place through the use of this TMRxH buffer register.


When a read from the TMRxL register is requested, the value of the TMRxH register is simultaneously loaded into the TMRxH buffer register. When a read from the TMRxH register is requested, the value is provided from the TMRxH buffer register instead. This provides the user with the ability to accurately read all 16 bits of the Timer1/3/5 value from a single instance in time.

In contrast, when not in 16-Bit mode, the user must read each register separately and determine if the values have become invalid due to a rollover that may have occurred between the read operations.

When a write request of the TMRxL register is requested, the TMRxH buffer register is simultaneously updated with the contents of the TMRxH register. The value of TMRxH must be preloaded into the TMRxH buffer register prior to the write request for the TMRxL register. This provides the user with the ability to write all 16 bits to the TMRxL:TMRxH register pair at the same time.

Any requests to write to the TMRxH directly does not clear the Timer1/3/5 prescaler value. The prescaler value is only cleared through write requests to the TMRxL register.

#### 查询PIC18F24K22供应商 FIGURE 12-2: TIMER1/3/5 16-BIT READ/WRITE MODE BLOCK DIAGRAM



### 12.7 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 Gate circuitry. This is also referred to as Timer1/3/5 Gate Enable.

Timer1/3/5 Gate can also be driven by multiple selectable sources.

#### 12.7.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate Enable mode is disabled, no incrementing will occur and Timer1/3/5 will hold the current count. See Figure 12-4 for timing details.

## TABLE 12-3:TIMER1/3/5 GATE ENABLE<br/>SELECTIONS

TxCLK	TxGPOL	TxG	Timer1/3/5 Operation
1	0	0	Counts
1	0	1	Holds Count
$\uparrow$	1	0	Holds Count
1	1	1	Counts

#### 12.7.2 TIMER1/3/5 GATE SOURCE SELECTION

The Timer1/3/5 Gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS bits of the TxGCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the TxGPOL bit of the TxGCON register.

TABLE 12-4:	TIMER1/3/5 GATE SOURCES
IADLE 12-4.	

TxGSS	Timer1/3/5 Gate Source
00	Timer1/3/5 Gate Pin
01	Timer2/4/6 Match to PR2/4/6 (TMR2/4/6 increments to match PR2/4/6)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1/3/5 synchronized out- put)
11	Comparator 2 Output SYNCC2OUT (optionally Timer1/3/5 synchronized out- put)

The Gate resource, Timer2 Match to PR2, changes between Timer2, Timer4 and Timer6 depending on which of the three 16-bit Timers, Timer1, Timer3 or Timer5, is selected. See Table 12-5 to determine which Timer2/4/6 Match to PR2/4/6 combination is available for the 16-bit timer being used.

#### TABLE 12-5: GATE RESOURCES FOR TIMER2/4/6 MATCH TO PR2/4/6

Timer1/3/5 Resource	Timer1/3/5 Gate Match Selection
Timer1	TMR2 Match to PR2
Timer3	TMR4 Match to PR4
Timer5	TMR6 Match to PR6

#### 12.7.2.1 TxG Pin Gate Operation

The TxG pin is one source for Timer1/3/5 Gate Control. It can be used to supply an external source to the Timer1/3/5 Gate circuitry.

#### 12.7.2.2 Timer2/4/6 Match Gate Operation

The TMR2/4/6 register will increment until it matches the value in the PR2/4/6 register. On the very next increment cycle, TMR2/4/6 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1/3/5 Gate circuitry. See **Section 12.7.2 "Timer1/3/5 Gate Source Selection"** for more information.

### 查询PIC18F24K22供应商

#### 12.7.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

#### 12.7.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

#### 12.7.3 TIMER1/3/5 GATE TOGGLE MODE

When Timer1/3/5 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1/3/5 gate signal, as opposed to the duration of a single level pulse.

The Timer1/3/5 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 12-5 for timing details.

Timer1/3/5 Gate Toggle mode is enabled by setting the TxGTM bit of the TxGCON register. When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time as
	changing the gate polarity may result in
	indeterminate operation.

## 12.7.4 TIMER1/3/5 GATE SINGLE-PULSE MODE

When Timer1/3/5 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1/3/5 Gate Single-Pulse mode is first enabled by setting the TxGSPM bit in the TxGCON register. Next, the TxGGO/DONE bit in the TxGCON register must be set. The Timer1/3/5 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1/3/5 until the TxGGO/DONE bit is once again set in software.

Clearing the TxGSPM <u>bit of the TxGCON</u> register will also clear the TxGGO/DONE bit. See Figure 12-6 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1/3/5 Gate source to be measured. See Figure 12-7 for timing details.

#### 12.7.5 TIMER1/3/5 GATE VALUE STATUS

When Timer1/3/5 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit in the TxGCON register. The TxGVAL bit is valid even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

#### 12.7.6 TIMER1/3/5 GATE EVENT INTERRUPT

When Timer1/3/5 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIR3 register will be set. If the TMRxGIE bit in the PIE3 register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

For more information on selecting high or low priority status for the Timer1/3/5 Gate Event Interrupt see **Section 9.0 "Interrupts"**.

#### 查询PIC18F24K22供应商 12.8 Timer1/3/5 Interrupt

The Timer1/3/5 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1/3/5 rolls over, the Timer1/3/5 interrupt flag bit of the PIR1/2/5 register is set. To enable the interrupt on rollover, you must set these bits:

- TMRxON bit of the TxCON register
- TMRxIE bits of the PIE1, PIE2 or PIE5 registers
- PEIE/GIEL bit of the INTCON register
- GIE/GIEH bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

For more information on selecting high or low priority status for the Timer1/3/5 Overflow Interrupt, see **Section 9.0 "Interrupts"**.

Note:	The TMRxH:TMRxL register pair and the
	TMRxIF bit should be cleared before
	enabling interrupts.

#### 12.9 Timer1/3/5 Operation During Sleep

Timer1/3/5 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMRxON bit of the TxCON register must be set
- TMRxIE bit of the PIE1/2/5 register must be set
- PEIE/GIEL bit of the INTCON register must be set
- TxSYNC bit of the TxCON register must be set
- TMRxCS bits of the TxCON register must be configured
- TxSOSCEN bit of the TxCON register must be configured

The device will wake-up on an overflow and execute the next instruction. If the GIE/GIEH bit of the INTCON register is set, the device will call the Interrupt Service Routine.

The secondary oscillator will continue to operate in Sleep regardless of the  $\overline{\text{TxSYNC}}$  bit setting.

#### 12.10 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMRxH:TMRxL register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMRxH:TMRxL register pair is copied into the CCPRxH:CCPRxL register pair on a configured event.

In Compare mode, an event is triggered when the value CCPRxH:CCPRxL register pair matches the value in the TMRxH:TMRxL register pair. This event can be a Special Event Trigger.

For more information, see Section 14.0 "Capture/Compare/PWM Modules".

#### 12.11 ECCP/CCP Special Event Trigger


When any of the CCP's are configured to trigger a special event, the trigger will clear the TMRxH:TMRxL register pair. This special event does not cause a Timer1/3/5 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPRxH:CCPRxL register pair becomes the period register for Timer1/3/5.


Timer1/3/5 should be synchronized and FOSC/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1/3/5 can cause a Special Event Trigger to be missed.

In the event that a write to TMRxH or TMRxL coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 17.2.8** "Special **Event Trigger**".








### 查询PIC18F24K22供应商

FIGURE 12-5:	TIMER1/3/5 GATE TOGGLE MODE
TMRxGE	
TxGPOL	
TxGTM	
TxTxG_IN	
ТХСКІ	
TxGVAL	
TIMER1/3/5	$N \qquad \qquad$

#### FIGURE 12-6: TIMER1/3/5 GATE SINGLE-PULSE MODE



DUIL OF AND TOCOL F COMDINED MODE

### 查询PIC18F24K22供应商

FIGURE 12-7:	TIMER 1/3/5 GATE SING	SLE-PULSE AND TOGGLE COM	BINED MODE
TMRxGE			
TxGPOL			
TxGSPM			
TxGTM			
TxGG <u>O/</u> DONE	<ul> <li>Set by software</li> <li>Counting enabled or</li> </ul>	on	Cleared by hardware on falling edge of TxGVAL
TxG_IN	rising edge of TxG		
ТхСКІ			
TxGVAL			
TIMER1/3/5	Ν	<u>N+1</u> <u>N+2</u> <u>N+3</u> <u>N+4</u>	
TMRxGIF 🗲	<ul> <li>Cleared by software</li> </ul>	Set by hardware on falling edge of TxGVAL —→	Cleared by software

#### 12.12 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer1 (TMR1MD), Timer3 (TMR3MD) and Timer5 (TMR5MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

### 查询PIC18F24K22供应商

12.13 Timer1/3/5 Control Register

The Timer1/3/5 Control register (TxCON), shown in Register 12-1, is used to control Timer1/3/5 and select the various features of the Timer1/3/5 module.

#### REGISTER 12-1: TXCON: TIMER1/3/5 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/0	R/W-0/u
TMRxC	CS<1:0>	TxCKP	PS<1:0>	TxSOSCEN	TxSYNC	TxRD16	TMRxON
bit 7							bit 0
Legend:	1.11						
R = Readable		W = Writable		U = Unimplem			
u = Bit is unch	0	x = Bit is unkr		-n/n = Value at	POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	TMRxCS<1:	0>: Timer1/3/5	Clock Source	Select bits			
		ed. Do not use.					
	10 = Timer1/3	3/5 clock source	e is pin or osc	illator:			
		SCEN = 0:					
		l clock from Tx0 <u>SCEN = 1</u> :	SKI PIN (ON the	e rising edge)			
		oscillator on SC	SCI/SOSCO	pins			
		3/5 clock source					
				l clock (Fosc/4)			
bit 5-4			nput Clock Pr	escale Select bit	S		
	11 = 1:8 Pres 10 = 1:4 Pres						
	01 = 1:2 Pres						
	00 = 1:1 Pres						
bit 3	TxSOSCEN:	Secondary Os	cillator Enable	Control bit			
		ed Secondary o ed Secondary o					
bit 2		•		Synchronizatior	Control hit		
	TMRxCS<1:0			Synchronization			
		ynchronize exte	ernal clock inp	out			
	0 = Synchro	nize external cl	ock input with	system clock (F	osc)		
	TMRxCS<1:0						
	This bit is ign	ored. Timer1/3	/5 uses the int	ernal clock wher	n TMRxCS<1:	<b>0&gt; =</b> 1X.	
bit 1		Bit Read/Write					
		0		/3/5 in one 16-bit /3/5 in two 8-bit c			
bit 0		mer1/3/5 On bit					
	1 = Enables		-				
	0 = Stops Til	mer1/3/5					
	Clears T	imer1/3/5 Gate	flim flam				

### 查询PIC18F24K22供应商

### 12.14 Timer1/3/5 Gate Control Register

The Timer1/3/5 Gate Control register (TxGCON), shown in Register 12-2, is used to control Timer1/3/5 Gate.

#### REGISTER 12-2: TXGCON: TIMER1/3/5 GATE CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/DONE	TxGVAL	TxGSS	6<1:0>
bit 7							bit (
Legend:	1.11					(0)	
R = Readable		W = Writable		U = Unimplement			har Deceta
u = Bit is unch '1' = Bit is set	langeo	x = Bit is unkr '0' = Bit is clea		-n/n = Value at Point is allocated			ner Resets
			areu	HC = Bit is cleare	u by haiuwai		
bit 7	If TMRxON = This bit is ign If TMRxON = 1 = Timer1/3	ored <u>1</u> : /5 counting is c	controlled by th	ne Timer1/3/5 gate 1/3/5 gate function			
bit 6	1 = Timer1/3		e-high (Timer1	/3/5 counts when g 3/5 counts when g			
bit 5	1 = Timer1/3 0 = Timer1/3	er1/3/5 Gate To /5 Gate Toggle /5 Gate Toggle ate flip-flop togg	mode is enab mode is disat	oled and toggle flip-	flop is cleare	d	
bit 4	1 = Timer1/3	ner1/3/5 Gate S /5 gate Single-I /5 gate Single-I	Pulse mode is	enabled and is co	ntrolling Time	r1/3/5 gate	
bit 3	<b>TxGGO/DON</b> 1 = Timer1/3 0 = Timer1/3	IE: Timer1/3/5 ( /5 gate single-r /5 gate single-r	Gate Single-Prouise acquisition	ulse Acquisition Sta on is ready, waiting on has completed o SPM is cleared.	for an edge	en started	
bit 2	TxGVAL: Tim Indicates the	ner1/3/5 Gate C	Current State b f the Timer1/3/	it ′5 gate that could b	e provided to	TMRxH:TMR	xL.
bit 1-0	<b>TxGSS&lt;1:0&gt;</b> 00 = Timer1/3 01 = Timer2/4 10 = Compar	: Timer1/3/5 Ga 3/5 Gate pin 4/6 Match PR2/ ator 1 optionall	ate Source Se /4/6 output (Se y synchronize		OUT)	atch selection	)

### 查询PIC18F24K22供应商

#### TABLE 12-6: REGISTERS ASSOCIATED WITH TIMER1/3/5 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR5	—	_	_	_	—	TMR6IP	TMR5IP	TMR4IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE5	—	_	_	_	—	TMR6IE	TMR5IE	TMR4IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR5	_	_	—	_	—	TMR6IF	TMR5IF	TMR4IF	122
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
T1CON	TMR1C	S<1:0>	T1CK	PS<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS	S<1:0>	171
T3CON	TMR3C	S<1:0>	T3CK	PS<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T30	SSS	171
T5CON	TMR5C	S<1:0>	T5CK	PS<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T50	SSS	171
TMRxH				Timer1/3/5	Register, High Byt	е			—
TMRxL				Timer1/3/5	Register, Low Byte	е			_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154

#### TABLE 12-7: CONFIGURATION REGISTERS ASSOCIATED WITH TIMER1/3/5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CONFIG3H	MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

#### 查询PIC18F24K22供应商 13.0 TIMER2/4/6 MODULE

There are three identical 8-bit Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note:	The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2,
	PR4, or PR6.

The Timer2/4/6 module incorporates the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- · Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 13-1 for a block diagram of Timer2/4/6.

#### FIGURE 13-1: TIMER2/4/6 BLOCK DIAGRAM



### 查询PIC18F24K22供应商

#### 13.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 module is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMRx register
- · a write to the TxCON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

**Note:** TMRx is not cleared when TxCON is written.

#### 13.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIR1/PIR5 registers. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIE1/PIE5 registers. Interrupt Priority is selected with the TMRxIP bit in the IPR1/IPR5 registers.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

#### 13.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. The timer to be used with a specific CCP module is selected using the CxTSEL<1:0> bits in the CCPTMRS0 and CCPTMRS1 registers.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode by setting SSPM<3:0> = 0011 in the SSPxCON1 register. Additional information is provided in Section 15.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

#### 13.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

#### 13.5 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer2 (TMR2MD), Timer4 (TMR4MD) and Timer6 (TMR6MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

### 查询PIC18F24K22供应商

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_		TxOUT	PS<3:0>		TMRxON	TxCKP	S<1:0>			
bit 7							bit			
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
u = Bit is ui	nchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOF	R/Value at all o	other Reset			
1' = Bit is s	set	'0' = Bit is clea	ared							
oit 7	Unimplen	nented: Read as '	0'							
oit 6-3	TxOUTPS	<b>&lt;3:0&gt;:</b> TimerX Ou	utput Postsca	ler Select bits						
	0000 <b>= 1</b> :	1 Postscaler								
	0001 <b>= 1</b> :	2 Postscaler								
		0010 = 1:3 Postscaler								
		4 Postscaler								
		5 Postscaler								
		6 Postscaler 7 Postscaler								
		8 Postscaler								
		9 Postscaler								
		10 Postscaler								
	1010 <b>= 1</b> :	11 Postscaler								
		12 Postscaler								
		13 Postscaler								
		14 Postscaler 15 Postscaler								
		16 Postscaler								
oit 2		TimerX On bit								
	1 = Timer									
	0 = Timer									
oit 1-0	TxCKPS<	:1:0>: Timer2-type	Clock Presc	ale Select bits						
	00 <b>= Pres</b>									
	01 = Pres									
	1x = Pres									

© 2010 Microchip Technology Inc.

### 查询PIC18F24K22供应商

#### TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPTMRS0	C3TSE	L<1:0>	_	C2TSE	L<1:0>	_	C1TS	EL<1:0>	204
CCPTMRS1					C5TSE	EL<1:0>	C4TS	EL<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR5	—	_	_	_	_	TMR6IP	TMR5IP	TMR4IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE5	—	_	_	_	_	TMR6IE	TMR5IE	TMR4IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR5	—	_	_	_	_	TMR6IF	TMR5IF	TMR4IF	122
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PR2			-	Timer2 Peri	od Register				—
PR4			-	Timer4 Peri	od Register				—
PR6			-	Timer6 Peri	od Register				_
T2CON	_		T2OUTPS	S<3:0>		TMR2ON	T2CK	PS<1:0>	170
T4CON	_		T4OUTPS	S<3:0>		TMR4ON	T4CK	PS<1:0>	170
T6CON	_	- T6OUTPS<3:0> TMR6ON T6CKPS<1:0>							
TMR2				Timer2 I	Register		•		—
TMR4				Timer4 I	Register				—
TMR6				Timer6 I	Register				—

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Timer2/4/6.

#### 查询PIC18F24K22供应商 **14.0 CAPTURE/COMPARE/PWM** MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all CCP/ECCP modules. The difference between CCP and ECCP modules are in the Pulse-Width Modulation (PWM) function. In CCP modules, the standard PWM function is identical. In ECCP modules, the Enhanced PWM function has either Full-Bridge or Half-Bridge PWM output. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. ECCP PWM modules are backward compatible with CCP PWM modules. See Table 14-1 to determine the CCP/ECCP functionality available on each device in this family.

#### TABLE 14-1: PWM RESOURCES

Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.

2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC18(L)F23K22 PIC18(L)F24K22 PIC18(L)F25K22 PIC18(L)F26K22	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)
PIC18(L)F43K22 PIC18(L)F44K22 PIC18(L)F45K22 PIC18(L)F46K22	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)

#### 查询PIC18F24K22供应商 14.1 Capture Mode

The Capture mode function described in this section is identical for all CCP and ECCP modules available on this device family.


Capture mode makes use of the 16-bit Timer resources, Timer1, Timer3 and Timer5. The timer resources for each CCP capture function are independent and are selected using the CCPTMRS0 and CCPTMRS1 registers. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMRxH:TMRxL register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the corresponding Interrupt Request Flag bit CCPxIF of the PIR1, PIR2 or PIR4 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH:CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 14-1 shows a simplified diagram of the Capture operation.

FIGURE 14-1:

### CAPTURE MODE OPERATION BLOCK



#### 14.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Some CCPx outputs are multiplexed on a couple of pins. Table 14-2 shows the CCP output pin multiplexing. Selection of the output pin is determined by the CCPxMX bits in Configuration register 3H (CONFIG3H). Refer to Register 24-4 for more details.

**Note:** If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

CCP OUTPUT	CONFIG 3H Control Bit	Bit Value	PIC18(L)F2XK22 I/O pin	PIC18(L)F4XK22 I/O pin
CCP2	CCP2MX	0	RB3	RB3
		1 <sup>(*)</sup>	RC1	RC1
CCP3	ССРЗМХ	0 <sup>(*)</sup>	RC6	RE0
		1	RB5	RB5

#### TABLE 14-2: CCP PIN MULTIPLEXING

Legend: \* = Default

#### 14.1.2 TIMER1 MODE RESOURCE

The 16-bit Timer resource must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 12.0 "Timer1/3/5 Module with Gate Control" for more information on configuring the 16-bit Timers.

#### 14.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIE1, PIE2 or PIE4 register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIR1, PIR2 or PIR4 register following any change in Operating mode.

Note:	Clocking the 16-bit Timer resource from								
	the system clock (Fosc) should not be								
	used in Capture mode. In order for								
	Capture mode to recognize the trigger								
	event on the CCPx pin, the Timer resource								
	must be clocked from the instruction clock								
	(Fosc/4) or from an external clock source.								

#### 查询PIC18F24K22供应商 14.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 14-1 demonstrates the code to perform this function.

#### EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

#define NEW_CAPT_PS 0x06	//Capture
	// Prescale 4th
	// rising edge
CCPxCON = 0;	// Turn the CCP
	// Module Off
CCPxCON = NEW_CAPT_PS;	// Turn CCP module
	// on with new
	<pre>// prescale value</pre>

### 14.1.5 CAPTURE DURING SLEEP

Capture mode requires a 16-bit TimerX module for use as a time base. There are four options for driving the 16-bit TimerX module in Capture mode. It can be driven by the system clock (Fosc), the instruction clock (Fosc/ 4), or by the external clock sources, the Secondary Oscillator (Sosc), or the TxCKI clock input. When the 16-bit TimerX resource is clocked by Fosc or Fosc/4, TimerX will not increment during Sleep. When the device wakes from Sleep, TimerX will continue from its previous state. Capture mode will operate during Sleep when the 16-bit TimerX resource is clocked by one of the external clock sources (Sosc or the TxCKI pin).

#### TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M<1:0> DC1B<1:0>				201				
CCP2CON	P2M<1:0> DC2B<1:0>					CCP2M<	3:0>		201
CCP3CON	P3M<1:0> DC3B<1:0>					CCP3M<	3:0>		201
CCP4CON	— — DC4B<1:0>				CCP4M<	3:0>		201	
CCP5CON	— — DC5B<1:0>					CCP5M<	3:0>		201
CCPR1H	Capture/Compare/PWM Register 1 High Byte (MSB)								—
CCPR1L	Capture/Compare/PWM Register 1 Low Byte (LSB)								_
CCPR2H	Capture/Compare/PWM Register 2 High Byte (MSB)								_
CCPR2L	Capture/Compare/PWM Register 2 Low Byte (LSB)								—
CCPR3H	Capture/Compare/PWM Register 3 High Byte (MSB)								_
CCPR3L	Capture/Compare/PWM Register 3 Low Byte (LSB)								—
CCPR4H	Capture/Compare/PWM Register 4 High Byte (MSB)								—
CCPR4L	Capture/Compare/PWM Register 4 Low Byte (LSB)								—
CCPR5H	Capture/Compare/PWM Register 5 High Byte (MSB)								—
CCPR5L			Capture/Co	ompare/PWM	Register 5 Low By	rte (LSB)			—
CCPTMRS0	C3TSE	EL<1:0>	)> — C2TSEL<1:0> — C1TSEL<1:0>						204
CCPTMRS1	—	—	—	C5TSEL<1:0> C4TSEL<1:0>				204	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	_	—	_	_		CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

**Note 1:** These registers/bits are available on PIC18(L)F4XK22 devices.

#### 查询PIC18F24K22供应商

#### TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	—	_	_	_	—	CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	_	_	_	_	—	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
T1CON	TMR1C	CS<1:0>	T1CKP	S<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS		171
T3CON	TMR3C	CS<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16 TMR3ON		170
T3GCON	TMR3GE	T3GPOL	T3GTM T3GSPM T3GGO/DONE T3GVAL T3GSS		SS	171			
T5CON	TMR5C	CS<1:0>	T5CKPS<1:0>		T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	R5GE T5GPOL T5GTM T5GSPM T5GGO/DONE T5GVAL T5GSS				SS	171		
TMR1H		Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								_
TMR3H		Holding Register for the Most Significant Byte of the 16-bit TMR3 Register							
TMR3L		Holding Register for the Least Significant Byte of the 16-bit TMR3 Register							
TMR5H		Holding Register for the Most Significant Byte of the 16-bit TMR5 Register							
TMR5L	Holding Register for the Least Significant Byte of the 16-bit TMR5 Register							_	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	—	_	—	_	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

**Legend:** — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

**Note 1:** These registers/bits are available on PIC18(L)F4XK22 devices.

#### TABLE 14-4: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

#### 查询PIC18F24K22供应商 14.2 Compare Mode

The Compare mode function described in this section is identical for all CCP and ECCP modules available on this device family.

Compare mode makes use of the 16-bit TimerX resources, Timer1, Timer3 and Timer5. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- · Set the CCPx output
- Clear the CCPx output
- Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 14-2 shows a simplified diagram of the Compare operation.

#### FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 14.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Some CCPx outputs are multiplexed on a couple of pins. Table 14-2 shows the CCP output pin Multiplexing. Selection of the output pin is determined by the CCPxMX bits in Configuration register 3H (CONFIG3H). Refer to Register 24-4 for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

#### 14.2.2 TimerX MODE RESOURCE

In Compare mode, 16-bit TimerX resource must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 12.0 "Timer1/3/5 Module with Gate Control" for more information on configuring the 16-bit TimerX resources.

#### 14.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

Note: Clocking TimerX from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImerX must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 查询PIC18F24K22供应商 14.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is selected (CCPxM<3:0> = 1011), and a match of the TMRxH:TMRxL and the CCPRxH:CCPRxL registers occurs, all CCPx and ECCPx modules will immediately:

- · Set the CCP interrupt flag bit CCPxIF
- CCP5 will start an ADC conversion, if the ADC is enabled

On the next TimerX rising clock edge:

 A Reset of TimerX register pair occurs – TMRxH:TMRxL = 0x0000,

This Special Event Trigger mode does not:

- Assert control over the CCPx or ECCPx pins.
- Set the TMRxIF interrupt bit when the TMRxH:TMRxL register pair is reset. (TMRxIF gets set on a TimerX overflow.)

If the value of the CCPRxH:CCPRxL registers are modified when a match occurs, the user should be aware that the automatic reset of TimerX occurs on the next rising edge of the clock. Therefore, modifying the CCPRxH:CCPRxL registers before this reset occurs will allow the TimerX to continue without being reset, inadvertently resulting in the next event being advanced or delayed.

The Special Event Trigger mode allows the CCPRxH:CCPRxL register pair to effectively provide a 16-bit programmable period register for TimerX.

### 14.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1M<	:3:0>		201
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2M<	:3:0>		201
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<	:3:0>		201
CCP4CON	—	_	DC4B	<1:0>		CCP4M<	:3:0>		201
CCP5CON			DC5B	<1:0>		CCP5M<	:3:0>		201
CCPR1H			Capture/Cor	mpare/PWM F	Register 1 High B	yte (MSB)			_
CCPR1L		Capture/Compare/PWM Register 1 Low Byte (LSB)							
CCPR2H		Capture/Compare/PWM Register 2 High Byte (MSB)							
CCPR2L			Capture/Co	mpare/PWM	Register 2 Low B	yte (LSB)			_
CCPR3H			Capture/Cor	mpare/PWM F	Register 3 High B	yte (MSB)			_
CCPR3L			Capture/Co	mpare/PWM	Register 3 Low B	yte (LSB)			_
CCPR4H			Capture/Cor	mpare/PWM F	Register 4 High B	yte (MSB)			—
CCPR4L			Capture/Co	mpare/PWM	Register 4 Low B	yte (LSB)			_
CCPR5H			Capture/Cor	mpare/PWM F	Register 5 High B	yte (MSB)			_
CCPR5L			Capture/Co	mpare/PWM	Register 5 Low B	yte (LSB)			_
CCPTMRS0	C3TSEL<1:0> — C2T				SEL<1:0>	—	C1TSEI	_<1:0>	204
CCPTMRS1	—	—	—	—	C5TSEL	<1:0>	C4TSEI	_<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115

### TABLE 14-5: REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

**Note 1:** These registers/bits are available on PIC18(L)F4XK22 devices.

#### 查询PIC18F24K22供应商 TABLE 14-5: REGISTERS ASSOCIATED WITH COMPARE (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	—	_	_	—	—	CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	—	—	_	—	—	CCP5IE	CCP4IE	CCP3IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	—	—	_	—	_	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T1SOSCEN	T1SYNC	T1RD16 TMR1ON		170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS		171
T3CON	TMR30	CS<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3G	SS	171
T5CON	TMR50	CS<1:0>	T5CKP	S<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5G	SS	171
TMR1H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR1 R	egister		_
TMR1L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR1 R	egister		_
TMR3H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR3 R	egister		_
TMR3L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR3 R	egister		_
TMR5H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR5 R	egister		_
TMR5L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR5 R	egister		_
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	—	—	—	—	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

### TABLE 14-6: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

#### 查询PIC18F24K22供应商 14.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 14-3 shows a typical waveform of the PWM signal.

#### 14.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP and ECCP modules.


The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers

Figure 14-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

#### FIGURE 14-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



#### 14.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- Select the 8-bit TimerX resource, (Timer2, Timer4 or Timer6) to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.<sup>(1)</sup>
- 3. Load the PRx register for the selected TimerX with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxB<1:0> bits of the CCPxCON register, with the PWM duty cycle value.

- 6. Configure and start the 8-bit TimerX resource:
  - Clear the TMRxIF interrupt flag bit of the PIR2 or PIR4 register. See Note 1 below.
  - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
  - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 7. Enable PWM output pin:
  - Wait until the Timer overflows and the TMRxIF bit of the PIR2 or PIR4 register is set. See Note 1 below.
  - Enable the CCPx pin output driver by clearing the associated TRIS bit.
  - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

### 14.3.3 PWM TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRS0 or CCPTMRS1 register selects which Timer2/4/6 timer is used.

#### 14.3.4 PWM PERIOD

The PWM period is specified by the PRx register of 8-bit TimerX. The PWM period can be calculated using the formula of Equation 14-1.

#### EQUATION 14-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 13.0 "Timer2/4/6 Module") is not used in the determination of the PWM frequency.

### 14.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 14-2 is used to calculate the PWM pulse width.

Equation 14-3 is used to calculate the PWM duty cycle ratio.

#### EQUATION 14-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMRx Prescale Value)

## EQUATION 14-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx + 1)}$ 

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the TimerX prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 14-4).

#### 查询PIC18F24K22供应商 14.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 14-4.

### EQUATION 14-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

### TABLE 14-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 14-8: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 14-9: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 14.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

#### 14.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 2.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

### 14.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

### TABLE 14-10: REGISTERS ASSOCIATED WITH STANDARD PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1M<	3:0>	•	201
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2M<	3:0>		201
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<	3:0>		201
CCP4CON	—	_	DC4B	<1:0>			201		
CCP5CON	—	_	DC5B	<1:0>	CCP5M<3:0>				201
CCPTMRS0	C3TSE	:L<1:0>	_	C2TS	SEL<1:0> — C1TSEL<1:0>				204
CCPTMRS1	—	_	_	—	C5TSEI	_<1:0>	C4TSE	L<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	—	—	_	—	_	CCP5IP	CCP4IP	CCP3IP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	—	—	_	—		CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	—	—	_	—	_	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PR2				Timer2 Per	riod Register				—
PR4				Timer4 Per	riod Register				_
PR6				Timer6 Per	riod Register				—
T2CON	—		T2OU	TPS<3:0>		TMR2ON	T2CKP	S<1:0>	170
T4CON	—		T4OU	TPS<3:0>		TMR4ON	T4CKP	S<1:0>	170
T6CON	—		T6OU	TPS<3:0>		TMR6ON	T6CKP	S<1:0>	170
TMR2				Timer2 Per	riod Register				_
TMR4				Timer4 Per	riod Register				_
TMR6	Timer6 Period Register							_	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	—	_	—	_	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

#### TABLE 14-11: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

#### 查询PIC18F24K22供应商 14.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and

ECCP3, with any differences between modules noted. The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PRx registers
- TxCON registers
- CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · ECCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward Mode
- Full-Bridge PWM, Reverse Mode
- · Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM<1:0> bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 14-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 14-12 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
  - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
  - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.




FIGURE 14-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

#### TABLE 14-12: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: PWM Steering enables outputs in Single mode.

#### **FIGURE 14-6:** EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

PxM<1:0>	Signal	0 Pulse Width	PRX+1
			— Period — ►
00 (Single Output)	PxA Modulated	Delay <sup>(1)</sup>	Delaý <sup>(1)</sup>
	PxA Modulated		
10 (Half-Bridge)	PxB Modulated		
	PxA Active		
(Full-Bridge,	PxB Inactive		
<sup>01</sup> Forward)	PxC Inactive		
	PxD Modulated		
	PxA Inactive		
11 (Full-Bridge,	PxB Modulated		
Reverse)	PxC Active		
	PxD Inactive		

Period = 4 \* Tosc \* (PRx + 1) \* (TMRx Prescale Value)
Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMRx Prescale Value)
Delay = 4 \* Tosc \* (PWMxCON<6:0>)

Note 1: Dead-band delay is programmed using the PWMxCON register (Section 14.4.5 "Programmable Dead-Band Delay Mode").

# 查询PIC18F24K22供应商

#### **FIGURE 14-7:** EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

'xM<	:1:0>	Signal	° ◀	Pulse Width Perio	PRx+1
00	(Single Output)	PxA Modulated		, · · · · · · · · · · · · · · · ·	
		PxA Modulated	Delay <sup>(1)</sup>	) Delay <sup>(1</sup>	 )
10	(Half-Bridge)	PxB Modulated			
		PxA Active		· · · · · ·	
01	(Full-Bridge,	PxB Inactive		   	
<u> </u>	Forward)	PxC Inactive		     	
		PxD Modulated		 	
		PxA Inactive	_ !	   	 
11	(Full-Bridge,	PxB Modulated			<u>i</u>
	Reverse)	PxC Active	_ ; _ <u> </u>		
		- PxD Inactive	_ <u>_                                  </u>	<u> </u>	<u> </u>

Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMRx Prescale Value) Delay = 4 \* Tosc \* (PWMxCON<6:0>) •


- •
- Note 1: Dead-band delay is programmed using the PWMxCON register (Section 14.4.5 "Programmable Dead-Band Delay Mode").

#### 查询PIC18F24K22供应商 14.4.1 HALF-BRIDGE MODE


In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 14-9). This mode can be used for Half-Bridge applications, as shown in Figure 14-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

#### FIGURE 14-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



### FIGURE 14-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 查询PIC18F24K22供应商 14.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 14-10.

In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 14-11.


In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 14-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

#### FIGURE 14-10: EXAMPLE OF FULL-BRIDGE APPLICATION



#### 查询PIC18F24K22供应商 FIGURE 14-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT



# 14.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 14-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 14-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 14-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.


## FIGURE 14-12: EXAMPLE OF PWM DIRECTION CHANGE



- **Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
  - 2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is (TimerX Prescale)/Fosc, where TimerX is Timer2, Timer4 or Timer6.

#### 查询PIC18F24K22供应商





#### 14.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the ECCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- · Comparator Cx
- Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the ECCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see **Section 14.4.4 "Auto-Restart Mode"**).

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state

of each pin pair is determined by the PSSxAC<1:0> and PSSxBD<1:0> bits of the ECCPxAS register. Each pin pair may be placed into one of three states:


- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.

- 2: Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
- 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

#### 查询PIC18F24K22供应商






#### 14.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the autoshutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register. If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.






#### 查询PIC18F24K22供应商 14.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE


In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 14-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 14-6) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### FIGURE 14-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



### FIGURE 14-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 查询PIC18F24K22供应商 14.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate Steering Enable bits (STRxA, STRxB, STRxC and/or STRxD) of the PSTRxCON register, as shown in Table 14-13.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the PxD, PxC, PxB and PxA pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 14.4.3 "Enhanced PWM Auto-shutdown Mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

#### FIGURE 14-18: SIMPLIFIED STEERING BLOCK DIAGRAM



### 14.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the PxA, PxB, PxC and PxD pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 14-19 and 14-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

#### 查询PIC18F24K22供应商 14.4.7 START-UP CONSIDERATIONS


When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.


The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIR1, PIR2 or PIR5 register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).









© 2010 Microchip Technology Inc.

# 查询PIC18F24K22供应商

## TABLE 14-13: REGISTERS ASSOCIATED WITH ENHANCED PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ECCP1AS	CCP1ASE		CCP1AS<2:0>	•	P1SSA	C<1:0>	P1SSB	D<1:0>	205
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1M	1<3:0>		201
ECCP2AS	CCP2ASE		CCP2AS<2:0>	•	P2SSA	C<1:0>	P2SSB	D<1:0>	205
CCP2CON	P2M•	<1:0>	DC2B	<1:0>		CCP2N	1<3:0>		201
ECCP3AS	CCP3ASE		CCP3AS<2:0> P3SSAC<1:0> P3SSBD<1:0>				205		
CCP3CON	P3M•	<1:0>	DC3B	<1:0>	CCP3M<3:0>			201	
CCPTMRS0	C3TSE	L<1:0>	_	C2TSE	EL<1:0> — C1TSEL<1:0>			204	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RCxIP	TXxIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	_	—	—	—	_	CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RCxIE	TXxIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	124
PIE4		_	_	_	_	CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RCxIF	TXxIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	_	_	_	_	_	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PR2				Timer2 Peric	d Register				_
PR4				Timer4 Peric	d Register				_
PR6				Timer6 Peric	d Register				
PSTR1CON		_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	206
PSTR2CON		_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	206
PSTR3CON		_	_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	206
PWM1CON	P1RSEN				P1DC<6:0>				206
PWM2CON	P2RSEN				P2DC<6:0>				206
PWM3CON	P3RSEN				P3DC<6:0>				206
T2CON	_		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	170
T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKP	S<1:0>	170
T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKP	S<1:0>	170
TMR2				Timer2 Modu	le Register				_
TMR4				Timer4 Modu	le Register				_
TMR6				Timer6 Modu					_
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	_	_	_		TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

**Note 1:** These registers/bits are available on PIC18(L)F4XK22 devices.

#### TABLE 14-14: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354


Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

#### REGISTER 14-1: CCPxCON: STANDARD CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB	3<1:0>	CCPxM<3:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-6 Unused bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits Capture mode: Unused Compare mode: Unused PWM mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets the module) 0001 = Reserved 0010 = Compare mode: toggle output on match 0011 = Reserved 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0110 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set) 1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set) 1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected, CCPxIF is set) 1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set) TimerX (selected by CxTSEL bits) is reset ADON is set, starting A/D conversion if A/D module is enabled<sup>(1)</sup> 11xx =: PWM mode



# 查询PIC18F24K22供应商

					<b>DAA/ A</b>	DAMA
R/x-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxM<1:0>	DCx	B<1:0>		CCPxN	//<3:0>	
bit 7						bit
Legend:						
R = Readable bit	W = Writable			mented bit, rea		
u = Bit is unchanged	x = Bit is unkr	iown	-n/n = Value	at POR and B	OR/Value at al	I other Reset
'1' = Bit is set	'0' = Bit is clea	ared				
Half-Bridge E If C 0x = Single 1x = Half-Br Full-Bridge E If C 00 = Single 01 = Full-Bri 10 = Half-Br pins 11 = Full-Bri	ECCP Modules CCPxM<3:2> = output; PxA mo idge output; Px ECCP Modules CCPxM<3:2> = output; PxA mo idge output forv ridge output; Px	1). 11: (PWM mod odulated; PxB a A, PxB modula I). 11: (PWM mod odulated; PxB, vard; PxD mod (A, PxB modul erse; PxB mod	assigned as port ated with dead-b des) PxC, PxD assign ulated; PxA acti- ated with dead- ulated; PxC acti-	pin and control ned as port pin ve; PxB, PxC in band control; F	s nactive PxC, PxD ass	igned as poi
<u>Capture mod</u> Unused <u>Compare mo</u> Unused <u>PWM mode:</u>	<u>ode:</u>	·		ight MSha ara i		Dvl
Note 1: See Table 14-1 to			uty cycle. The ei	•		\AL.

#### Note 1: See Table 14-1 to determine Full-Bridge and Half-Bridge ECCPs for the device being used.

#### REGISTER 14-2: CCPxCON: ENHANCED CCPx CONTROL REGISTER (CONTINUED)

- bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits
  - 0000 = Capture/Compare/PWM off (resets the module)
  - 0001 = Reserved
  - 0010 = Compare mode: toggle output on match
  - 0011 = Reserved
  - 0100 = Capture mode: every falling edge
  - 0101 = Capture mode: every rising edge
  - 0110 = Capture mode: every 4th rising edge
  - 0111 = Capture mode: every 16th rising edge
  - 1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set)
  - 1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set)
  - 1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected, CCPxIF is set)
  - 1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set) TimerX is reset

Half-Bridge ECCP Modules<sup>(1)</sup>:

- 1100 = PWM mode: PxA active-high; PxB active-high
- 1101 = PWM mode: PxA active-high; PxB active-low
- 1110 = PWM mode: PxA active-low; PxB active-high
- 1111 = PWM mode: PxA active-low; PxB active-low

#### Full-Bridge ECCP Modules<sup>(1)</sup>:

- 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high
- 1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low
- 1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high
- 1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low
- Note 1: See Table 14-1 to determine Full-Bridge and Half-Bridge ECCPs for the device being used.

#### \_\_\_\_\_\_ 查询PIC18F24K22供应商

## REGISTER 14-3: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
C3TS	SEL<1:0>	_	C2TS	EL<1:0>	—	C1TSE	L<1:0>
bit 7							bit
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'					as '0'		
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7-6 bit 5 bit 4-3	00 = CCP3 - 01 = CCP3 - 10 = CCP3 - 11 = Reserve Unused C2TSEL<1:0 00 = CCP2 - 01 = CCP2 - 10 = CCP2 - 11 = Reserve	Capture/Comp Capture/Comp ed >: CCP2 Times Capture/Comp Capture/Comp Capture/Comp	pare modes us pare modes us pare modes us r Selection bits pare modes us pare modes us	se Timer1, PWN se Timer3, PWN se Timer5, PWN se Timer1, PWN se Timer1, PWN	A modes use Tir A modes use Tir	ner4 ner6 ner2 ner4	
bit 2 bit 1-0	00 = CCP1 - 01 = CCP1 -	Capture/Comp Capture/Comp	bare modes us bare modes us	se Timer1, PWN se Timer3, PWN	/ modes use Tir / modes use Tir / modes use Tir	ner4	

### REGISTER 14-4: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

Laward									
bit 7						bit			
—		—	_	C5TSE	EL<1:0>	C4TSE	EL<1:0>		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3-2	<b>C5TSEL&lt;1:0&gt;:</b> CCP5 Timer Selection bits 00 = CCP5 – Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP5 – Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP5 – Capture/Compare modes use Timer5, PWM modes use Timer6 11 = Reserved
bit 1-0	<b>C4TSEL&lt;1:0&gt;:</b> CCP4 Timer Selection bits 00 = CCP4 – Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP4 – Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP4 – Capture/Compare modes use Timer5, PWM modes use Timer6 11 = Reserved

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CCPxASE		CCPxAS<2:0>		PSSxA	\C<1:0>	PSSxB	D<1:0>				
bit 7							bit (				
Legend:			,								
R = Readabl		W = Writable		•	nented bit, read						
u = Bit is und	•	x = Bit is unkn		-n/n = value a	at POR and BC	R/Value at all	other Resets				
'1' = Bit is se	et	'0' = Bit is clea	ared								
bit 7	CCDVASE	: CCPx Auto-shut	down Evont (	Statua bit							
	if PxRSEN		down Event a	Status Dit							
	1 = An Auto-shutdown event occurred; CCPxASE bit will automatically clear when event goes away;										
	CCPx outputs in shutdown state										
		<ul> <li>0 = CCPx outputs are operating</li> <li>if PxRSEN = 0;</li> </ul>									
		1 = An Auto-shutdown event occurred; bit must be cleared in software to restart PWM;									
		CCPx outputs in shutdown state									
		0 = CCPx outputs are operating									
bit 6-4	CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits <sup>(1)</sup>										
	000 = Auto-shutdown is disabled										
	001 = Comparator C1 – output high will cause shutdown event 010 = Comparator C2 – output high will cause shutdown event										
	010 = Comparator C2 = Output high will cause shutdown event 011 = Either Comparator C1 or C2 = output high will cause shutdown event										
		100 = FLTO pin - low level will cause shutdown event									
		) pin or Comparat									
	<ul> <li>110 = FLT0 pin or Comparator C2 – low level will cause shutdown event</li> <li>111 = FLT0 pin or Comparators C1 or C2 – low level will cause shutdown event</li> </ul>										
bit 3-2		I:0>: Pins PxA an				II EVEIII					
		pins PxA and Px0			01013						
		pins PxA and Px0									
	1x = Pins F	PxA and PxC tri-st	tate								
bit 1-0	PSSxBD<1	I:0>: Pins PxB an	d PxD Shutd	own State Contr	ol bits						
		pins PxB and PxE pins PxB and PxE									

**Note 1:** If C1SYNC or C2SYNC bits in the CM2CON1 register are enabled, the shutdown will be delayed by Timer1.

# 查询PIC18F24K22供应商

### **REGISTER 14-6: PWMxCON: ENHANCED PWM CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN				PxDC<6:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/V				R/Value at all	other Resets		
'1' = Bit is set	1' = Bit is set '0' = Bit is cleared						
bit 7	1 = Upon a away; t	WM Restart Ena auto-shutdown, t he PWM restarts uto-shutdown, C	he CCPxAS automatical	У			n event goes
bit 6-0	PxDC<6:0> PxDCx = N	: PWM Delay Co umber of Fosc/ nould transition a	ount bits 4 (4 * Tosc)	cycles between	the scheduled	d time when a	a PWM signal

### REGISTER 14-7: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
—	—		STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>STRxSYNC:</b> Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	<b>STRxD:</b> Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin
bit 2	<b>STRxC:</b> Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin
bit 1	<b>STRxB:</b> Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin
bit 0	<b>STRxA:</b> Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin
Note 1:	The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and

**Note 1:** The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 PxM<1:0> = 00.

## 15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

#### 15.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 15-1 is a block diagram of the SPI interface module.

#### FIGURE 15-1: MSSPx BLOCK DIAGRAM (SPI MODE)



## 查询PIC18F24K22供应商

The I<sup>2</sup>C interface supports the following modes and features:


- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- Limited Multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- Address Hold and Data Hold modes
- Selectable SDAx hold times


Figure 15-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 15-3 is a diagram of the  $I^2C$  interface module in Slave mode.

The PIC18(L)F2X/4XK22 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
  - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

## FIGURE 15-2: MSSPx BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)





#### 查询PIC18F24K22供应商 15.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 15-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 15-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 15-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that at the same time, the slave device is sending out the MSb from its shift register and the master device is reading this bit from that same line and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

FIGURE 15-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



#### 15.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control register 1 (SSPxCON1)
- MSSPx Control register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI Master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 15.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

#### 15.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSP<u>xEN</u> bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding
   TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set


### 查询PIC18F24K22供应商

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be

set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.



#### FIGURE 15-5: SPI MASTER/SLAVE CONNECTION

#### 查询PIC18F24K22供应商 15.2.3 SPIMASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 15-6, Figure 15-8 and Figure 15-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 15-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 15-6: SPI MODE WAVEFORM (MASTER MODE)



#### 查询PIC18F24K22供应商 15.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

15.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisychain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisychain feature only requires a single Slave Select line from the master device.

Figure 15-7 shows the block diagram of a typical daisy-chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

### 15.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.


The  $\overline{SSx}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SSx}$  pin control enabled (SSPxCON1<3:0> = 0100).


When the  $\overline{SSx}$  pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the  $\overline{SSx}$  pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with $\overline{SSx}$ pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the $\overline{SSx}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.






### FIGURE 15-8: SLAVE SELECT SYNCHRONOUS WAVEFORM

## 查询PIC18F24K22供应商

FIGURE 15-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

SSx Optional	\										
SCKx (CKP = 0 CKE = 0)	1 1 1 1			ļ	ļ						
SCKx (CKP = 1 CKE = 0)	- - - - - -										
Write to SSPxBUF Valid	1 1 1 1	; ]				1 1 1 1		1 1 1 1	  		
SDOx —		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	X	bit ()	
SDIx ——		bit 7	$\sim$	$\sim$	$\sim$	$\rightarrow$	$\sim$	$\sim$	bit		       
Input Sample	1 1 1 1	<b>↑</b>	1	1	1	1	<u>↑</u>	1	1		
SSPxIF Interrupt Flag		1 1 1 1 <del>1</del>				     	     				
SSPxSR to SSPxBUF	1 1 1	1 1 <del>1</del>	ı 1	-	ı 1	1 1 <del>1</del>	1 1 <del>1</del>		· · ·	1	
Write Collision	•		•	•	•	•	•	•	<u> </u>		

#### FIGURE 15-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



### 查询PIC18F24K22供应商

15.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/ reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	_	_	ANSB5	ANSB4	ANSB3 <sup>(1)</sup>	ANSB2 <sup>(1)</sup>	ANSB1 <sup>(1)</sup>	ANSB0 <sup>(1)</sup>	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	-	—	153
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4 <sup>(2)</sup>	ANSD3 <sup>(2)</sup>	ANSD2	ANSD1 <sup>(2)</sup>	ANSD0 <sup>(2)</sup>	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
SSP1BUF	SSP1 Receive Buffer/Transmit Register						_		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>			256	
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
SSP2BUF	SSP2 Receive Buffer/Transmit Register					—			
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPN	<3:0>		256
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3 <sup>(1)</sup>	TRISB2 <sup>(1)</sup>	TRISB1 <sup>(1)</sup>	TRISB0 <sup>(1)</sup>	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD	TRISD7	TRISD6	TRISD5	TRISD4 <sup>(2)</sup>	TRISD3 <sup>(2)</sup>	TRISD2	TRISD1 <sup>(2)</sup>	TRISD0 <sup>(2)</sup>	154

**Legend:** Shaded bits are not used by the MSSPx in SPI mode.

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

#### 查询PIC18F24K22供应商 15.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus  $(I^2C)$  is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 15-11 shows the block diagram of the MSSPx module when operating in  $I^2C$  mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 15-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
   (master is transmitting data to a slave)
- Master Receive mode
   (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

#### FIGURE 15-11: I<sup>2</sup>C<sup>™</sup> MASTER/ SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of data bits is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

#### 查询PIC18F24K22供应商

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching give slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

#### 15.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 15.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

#### 查询PIC18F24K22供应商 15.4 I<sup>2</sup>C MODE OPERATION

All MSSPx I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

#### 15.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

#### 15.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of  $I^2C$  communication that have definitions specific to  $I^2C$ . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips  $I^2C$  specification.

#### 15.4.3 SDAx AND SCLx PINS

Selection of any  $I^2C$  mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note:	Data is tied to output zero when an I <sup>2</sup> C mode
	is enabled.

#### 15.4.4 SDAx HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

#### TABLE 15-2: I<sup>2</sup>C<sup>™</sup> BUS TERMS

TABLE 15-2.	
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus holds SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.

#### 查询PIC18F24K22供应商 15.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDAx from a high-to -low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 15-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the  $I^2C$  specification that states no bus collision can occur on a Start.

#### 15.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from a low-to-high state while the SCLx line is high.

**Note:** At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

#### 15.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.


#### 15.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

#### FIGURE 15-12: I<sup>2</sup>C<sup>™</sup> START AND STOP CONDITIONS



#### FIGURE 15-13: I<sup>2</sup>C<sup>™</sup> RESTART CONDITION



#### 查询PIC18F24K22供应商 15.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus.

The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

#### 15.5 I<sup>2</sup>C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 15.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 15-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 15-5) affects the address matching process. See **Section 15.5.9 "SSPx Mask Register"** for more information.

15.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

15.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 查询PIC18F24K22供应商 15.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPxOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 15-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 15.2.3 "SPI Master Mode"** for more detail.

#### 15.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 15-13 and Figure 15-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes Idle.

#### 15.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>™</sup> that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 15-15 displays a module using both address and data holding. Figure 15-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.


10. Slave clears SSPxIF.


**Note:** SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set.

- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









© 2010 Microchip Technology Inc.

#### 查询PIC18F24K22供应商 15.5.3 SLAVE IRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 15.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


#### 15.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

#### 15.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 15-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - Note 1: If the master ACKs the clock will be stretched.
    - ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



© 2010 Microchip Technology Inc.

#### 查询PIC18F24K22供应商

#### 15.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 15-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not  $\overline{ACK}$  the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



© 2010 Microchip Technology Inc.

**Preliminary** 

#### 查询PIC18F24K22供应商

15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  slave in 10-bit Addressing mode.

Figure 15-19 and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.


**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSPxIF is set.
- Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


### 15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







#### 查询PIC18F24K22供应商 15.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

#### 15.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on whether the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

#### 15.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.


#### 15.5.6.3 Byte NACKing

When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

### 15.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external  $I^2C$  master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 15-22).



#### FIGURE 15-23: CLOCK SYNCHRONIZATION TIMING

### 查询PIC18F24K22供应商


#### 15.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the  $I^2C$  protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 15-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.



#### FIGURE 15-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE

#### 15.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 15-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

© 2010 Microchip Technology Inc.

'1'

#### 查询PIC18F24K22供应商 **15.6 P<sup>2</sup>C MASTER MODE**

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
  - Note 1: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

#### 15.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section 15.7 "Baud Rate Generator"** for more detail.

#### 查询PIC18F24K22供应商 15.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 15-25).

#### FIGURE 15-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



#### 15.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.


Note:	Because queueing of events is not
	allowed, writing to the lower 5 bits of
	SSPxCON2 is disabled until the Start
	condition is complete.

#### 查询PIC18F24K22供应商 15.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN, of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C Specification states that a bus collision cannot occur on a Start.

#### FIGURE 15-26: FIRST START BIT TIMING




#### 查询PIC18F24K22供应商 15.6.5 I<sup>-</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDAx is sampled low when SCLx goes from low-to-high.
    - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

#### FIGURE 15-27: REPEAT START CONDITION WAVEFORM



#### 查询PIC18F24K22供应商 15.6.6 1<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of  $\overline{ACK}$  is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 15-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

#### 15.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

#### 15.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

#### 15.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

15.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



### 查询PIC18F24K22供应商

#### 15.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN, of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/ low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN, of the SSPxCON2 register.

#### 15.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


#### 15.6.7.2 SSPxOV Status Flag

In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

#### 15.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). 15.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



#### 查询PIC18F24K22供应商

#### 15.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN, of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 15-29).

#### 15.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


#### 15.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN, of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 15-30).


#### 15.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).





#### 查询PIC18F24K22供应商 FIGURE 15-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 15.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

#### 15.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

#### 15.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- · A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 查询PIC18F24K22供应商

#### 15.6.13 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the  $I^2C$  port to its Idle state (Figure 15-31).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.



#### FIGURE 15-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

#### 查询PIC18F24K22供应商

15.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 15-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 15-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:


- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 15-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 15-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.


Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






#### 查询PIC18F24K22供应商

FIGURE 15-34: BUS COLLISION DURING START CONDITION (SCLx = 0)







#### 查询PIC18F24K22供应商

### 15.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 15-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 15-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 15-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







#### 查询PIC18F24K22供应商


15.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 15-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-38).

#### FIGURE 15-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 15-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



## 查询PIC18F24K22供应商

## TABLE 15-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	_	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB		_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1 <sup>(1)</sup>	ANSB0 <sup>(1)</sup>	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	153
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1 <sup>(2)</sup>	ANSD0 <sup>(2)</sup>	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
SSP1ADD	SSP1 Addre	ss Register in	I <sup>2</sup> C Slave N	Node. SSP1	Baud Rate	Reload Reg	ister in I <sup>2</sup> C M	laster Mode.	261
SSP1BUF			SSP1 Re	eceive Buffe	er/Transmit	Register			_
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPI	V<3:0>		256
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	258
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP1MSK			S	SP1 MASK	Register bi	ts			260
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
SSP2ADD	SSP2 Addre	ss Register in	I <sup>2</sup> C Slave N	/lode. SSP2	Baud Rate	Reload Reg	ister in I <sup>2</sup> C M	laster Mode.	261
SSP2BUF			SSP2 Re	eceive Buffe	er/Transmit	Register			—
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPI	V<3:0>	-	256
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	258
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP2MSK				SP1 MASK	Register bi				260
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1 <sup>(1)</sup>	TRISB0 <sup>(1)</sup>	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1 <sup>(2)</sup>	TRISD0 <sup>(2)</sup>	154

**Legend:** Shaded bits are not used by the MSSPx in I<sup>2</sup>C mode.

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

## 查询PIC18F24K22供应商 15.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both I<sup>2</sup>C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 15-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 15-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 15-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

## **EQUATION 15-1:**

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

## FIGURE 15-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

## TABLE 15-4: MSSPx CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz <sup>(1)</sup>
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

## 查询PIC18F24K22供应商

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/A	Р	S	R/W	UA	BF				
oit 7	·						bit				
egend:											
R = Readable bi	t	W = Writable b	oit	U = Unimplem	ented bit, read as	'0'					
u = Bit is unchar	iged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all other F	Resets				
1' = Bit is set	<u> </u>	'0' = Bit is clea	red								
pit 7	SMD: SPI Dat	a Innut Sample h	.i+								
	SMP: SPI Data Input Sample bit <u>SPI Master mode:</u> 1 = Input data sampled at end of data output time										
		sampled at midd	lle of data outp	ut time							
	<u>SPI Slave mode:</u> SMP must be cleared when SPI is used in Slave mode In I <sup>2</sup> C Master or Slave mode:										
	1 = Slew rate			eed mode (100 k mode (400 kHz)	Hz and 1 MHz)						
pit 6			0	· · · · ·							
	CKE: SPI Clock Edge Select bit (SPI mode only) <u>In SPI Master or Slave mode:</u> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state										
	$\frac{1}{1} = \text{Enable input logic so that thresholds are compliant with SMbus specification}$										
		Mbus specific inp			bus specification						
bit 5		Iress bit (I <sup>2</sup> C mod									
		•		nsmitted was data							
oit 4	<ul> <li>Indicates that the last byte received or transmitted was address</li> <li>Stop bit</li> </ul>										
	(I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.)										
		hat a Stop bit has as not detected la		d last (this bit is '0	' on Reset)						
bit 3	S: Start bit										
	1 = Indicates t		s been detecte	SSPx module is o d last (this bit is '0		l is cleared.)					
bit 2	_	rite bit information		hz)							
	This bit holds t to the next Sta In I <sup>2</sup> C Slave m	he R/W bit inform	nation following	the last address r	natch. This bit is c	only valid from the	address mate				
	1 = Read 0 = Write										
	In I <sup>2</sup> C Master	mode:									
	<ul> <li>1 = Transmit is in progress</li> <li>0 = Transmit is not in progress</li> <li>OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Idle mode.</li> </ul>										
pit 1	-	ddress bit (10-bit									
	1 = Indicates t		ds to update the	e address in the S	SPxADD register	r					
pit 0	BF: Buffer Ful	l Status bit									
	Receive (SPI	and I <sup>2</sup> C modes):									
		omplete, SSPxBL ot complete, SSF		,							
	0 = Receive In Transmit (I <sup>2</sup> C		ver is empty								
	1 = Data trans	mit in progress (		e th <u>e AC</u> K and St							
		mit complete (do									

## 查询PIC18F24K22供应商

## **REGISTER 15-2:** SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0	R/C/HS-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPxOV	SSPxEN	CKP		SSP	2xM<3:0>		
bit 7	•						bit	
Legend: R = Readable I	oit	W = Writable bi	t	U = Unimpleme	ented bit. read a	as '0'		
u = Bit is uncha	anged	x = Bit is unkno	wn	•		Value at all other I	Resets	
'1' = Bit is set	-	'0' = Bit is clear	ed	HS = Bit is set	by hardware	C = User cleare	ed	
bit 7	Master mode: 1 = A write to be starte 0 = No collise Slave mode:	o the SSPxBUF re d ion	egister was att	·		were not valid for a		
bit 6	<ul> <li>1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)</li> <li>0 = No collision</li> <li>SSPxOV: Receive Overflow Indicator bit<sup>(1)</sup></li> <li>In SPI mode:</li> <li>1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, ever if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new recertion (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software).</li> <li>0 = No overflow</li> <li>In I<sup>2</sup>C mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPxOV is a "don't care"</li> </ul>							
bit 5	0 = No overfi SSPxEN: Syn In both modes In SPI mode: 1 = Enables 0 = Disables In I <sup>2</sup> C mode:	achronous Serial F s, when enabled, t serial port and con serial port and co	Port Enable bit hese pins mus figures SCKx, s nfigures these	st be properly conf SDOx, SDIx and $\overline{SS}$ e pins as I/O port p	Sx as the source	e of the serial port p		
bit 4	0 = Disables <b>CKP:</b> Clock P In SPI mode: 1 = Idle state 0 = Idle state In $I^2C$ Slave n SCLx release 1 = Enable clo	serial port and co olarity Select bit for clock is a high for clock is a low I <u>node:</u> control ock ck low (clock streto mode:	nfigures these level evel	e pins as I/O port p	ins	of the serial port pir	0	

## 查询PIC18F24K22供应商

## REGISTER 15-2: SSPxCON1: SSPx CONTROL REGISTER 1 (CONTINUED)

- bit 3-0 SSPxM<3:0>: Synchronous Serial Port Mode Select bits
  - 0000 = SPI Master mode, clock = Fosc/4
  - 0001 = SPI Master mode, clock = Fosc/16
  - 0010 = SPI Master mode, clock = Fosc/64
  - 0011 = SPI Master mode, clock = TMR2 output/2
  - 0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled
  - 0101 = SPI Slave mode, clock = SCKx pin,  $\overline{SSx}$  pin control disabled,  $\overline{SSx}$  can be used as I/O pin
  - 0110 =  $I^2C$  Slave mode, 7-bit address
  - 0111 =  $I^2C$  Slave mode, 10-bit address
  - 1000 =  $I^2C$  Master mode, clock = Fosc / (4 \* (SSPxADD+1))<sup>(4)</sup>
  - 1001 = Reserved
  - 1010 = SPI Master mode, clock = Fosc/(4 \* (SSPxADD+1))
  - 1011 =  $I^2C$  firmware controlled Master mode (slave idle)
  - 1100 = Reserved
  - 1101 = Reserved
  - 1110 =  $I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled
  - 1111 = I<sup>2</sup>C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- **Note 1:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
  - 2: When enabled, these pins must be properly configured as input or output.
  - **3:** When enabled, the SDAx and SCLx pins must be configured as inputs.
  - 4: SSPxADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C Mode.

## 查询PIC18F24K22供应商

## REGISTER 15-3: SSPxCON2: SSPx CONTROL REGISTER 2

R/W-0	) R-0	R/W-0	R/S/HC-0	R/S/HC-0	R/S/HC-0	R/S/HC-0	R/W/HC-0				
GCEN	ACKSTAT	ACKDT	ACKEN <sup>(1)</sup>	RCEN <sup>(1)</sup>	PEN <sup>(1)</sup>	RSEN <sup>(1)</sup>	SEN <sup>(1)</sup>				
bit 7							bit (				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
	unchanged	x = Bit is unk		•	at POR and BO		ther Resets				
'1' = Bit is	-	'0' = Bit is cle	ared		d by hardware						
. 2.1.10		0 21110 010									
bit 7	GCEN: Gene	ral Call Enable	bit (in I <sup>2</sup> C Slav	ve mode only)							
		terrupt when a all address dis	•	dress (0x00 d	or 00h) is receiv	ed in the SSPx	SR				
bit 6			_	mode only)							
		ACKSTAT: Acknowledge Status bit (in I <sup>2</sup> C mode only) 1 = Acknowledge was not received									
		dge was recei	_								
bit 5		ACKDT: Acknowledge Data bit (in I <sup>2</sup> C mode only)									
		In Receive mode: Value transmitted when the user initiates an Acknowledge sequence at the end of a receive									
	1 = Not Ackn		user initiates a	n Acknowledg	le sequence at i	the end of a red	ceive				
	0 = Acknowle										
bit 4		-	equence Enabl	e bit (in I <sup>2</sup> C M	aster mode only	/)					
	In Master Red	In Master Receive mode: 1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit									
				SDAx and S	CLx pins, and	transmit ACI	KDT data bi				
		cally cleared b									
h:+ 0		edge sequence		n maada ambu)							
bit 3		<b>RCEN</b> <sup>(1)</sup> : Receive Enable bit (in $l^2$ C Master mode only)									
		1 = Enables Receive mode for I <sup>2</sup> C 0 = Receive idle									
bit 2			ble bit (in I <sup>2</sup> C N	laster mode o	nlv)						
5.12	•	PEN <sup>(1)</sup> : Stop Condition Enable bit (in I <sup>2</sup> C Master mode only) SCKx Release Control:									
		op condition or	n SDAx and SC	CLx pins. Auto	matically cleare	d by hardware					
bit 1	RSEN <sup>(1)</sup> : Rep	beated Start Co	ondition Enable	d bit (in I <sup>2</sup> C M	laster mode onl	y)					
		epeated Start of Start		DAx and SCLx	c pins. Automati	cally cleared by	y hardware.				
bit 0	SEN <sup>(1)</sup> : Start	Condition Ena	bled bit (in I <sup>2</sup> C	Master mode	only)						
	<u>In Master mo</u>		n SDAy and SC	lyping Auto	matically cleare	d by bardwara					
	0 = Start cond	dition Idle		LX pins. Auto							
				ve transmit ar	nd slave receive	e (stretch enabl	ed)				
Note 1:	For bits ACKEN, For bits ACKEN, For bits action of the set (no spooling) a										

	STER 15	-4: SSPxC	ON3: SSP			3				
F	२-०	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
AC	KTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN		
bit 7	•		•							
Leger	nd:									
	eadable b	it	W = Writab	le bit	U = Unimplem	ented bit, read a	as '0'			
u = Bi	t is uncha	nged	x = Bit is u	nknown	-n/n = Value at	POR and BOR	Value at all oth	ner Resets		
'1' = B	it is set		'0' = Bit is o	cleared						
bit 7		1 = Indicates t	he I <sup>2</sup> C bus is	in an Ackno	(I <sup>2</sup> C mode only) wledge sequend ared on 9 <sup>th</sup> risin	ce, set on 8 <sup>th</sup> fa	lling edge of SC	CLx clock		
bit 6			-	-						
		PCIE: Stop Condition Interrupt Enable bit (I <sup>2</sup> C mode only) <ol> <li>1 = Enable interrupt on detection of Stop condition</li> <li>0 = Stop detection interrupts are disabled<sup>(2)</sup></li> </ol>								
bit 5		<b>SCIE</b> : Start Condition Interrupt Enable bit (I <sup>2</sup> C mode only)								
			errupt on detection of Start or Restart conditions ction interrupts are disabled <sup>(2)</sup>							
bit 4		BOEN: Buffer Overwrite Enable bit In SPI Slave mode: <sup>(1)</sup>								
		<ul> <li>If new byte is received with BF bit of the SSPxSTAT register already set, SSPxOV bit of the SSPxCON1 register is set, and the buffer is not updated</li> <li>In I<sup>2</sup>C Master mode: This bit is ignored. In I<sup>2</sup>C Slave mode: 1 = SSPxBUF is updated and ACK is generated for a received address/data byte, ignoring the state of the SSPxOV bit only if the BF bit = 0. 0 = SSPxBUF is only updated when SSPxOV is clear</li> </ul>								
bit 3			-	-	(I <sup>2</sup> C mode only)					
		1 = Minimum (	of 300 ns hol	d time on SD	Ax after the falli Ax after the falli					
bit 2						• •				
		<b>SBCDE:</b> Slave Mode Bus Collision Detect Enable bit (I <sup>2</sup> C Slave mode only) If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, th BCLxIF bit of the PIR2 register is set, and bus goes idle								
		<ul> <li>1 = Enable slave bus collision interrupts</li> <li>0 = Slave bus collision interrupts are disabled</li> </ul>								
				•						
bit 1		0 = Slave bus	collision inte	rrupts are dis						
bit 1		0 = Slave bus AHEN: Addres 1 = Following	collision inte ss Hold Enab the 8th falli N1 register w	rrupts are dis ble bit (I <sup>2</sup> C SI ng edge of S ill be cleared	abled		address byte;	CKP bit o		

**3:** The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

## 查询PIC18F24K22供应商

bit 0

## REGISTER 15-4: SSPxCON3: SSPx CONTROL REGISTER 3 (CONTINUED)

**DHEN:** Data Hold Enable bit (I<sup>2</sup>C Slave mode only)

- 1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bit of the SSPxCON1 register and SCLx is held low.
- 0 = Data holding is disabled
- **Note 1:** For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPxOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
  - **2:** This bit has no effect in Slave modes for which Start and Stop condition detection is explicitly listed as enabled.
  - 3: The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

### REGISTER 15-5: SSPxMSK: SSPx MASK REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0  |
| bit 7 |       |       |       | •     |       |       | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

## bit 7-1 MSK<7:1>: Mask bits

1 = The received address bit n is compared to SSPxADD<n> to detect  $I^2C$  address match 0 = The received address bit n is not used to detect  $I^2C$  address match

bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address

I<sup>2</sup>C Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111):

- 1 = The received address bit 0 is compared to SSPxADD<0> to detect  $I^2C$  address match
- 0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

## 查询PIC18F24K22供应商

## REGISTER 15-6: SSPXADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchang	ged	x = Bit is unknow	'n	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleared	d				

### Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

### <u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

### <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

## 7-Bit Slave mode:

- bit 7-1 ADD<7:1>: 7-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

查询PIC18F24K22供应商 NOTES:

## 查询PIC18F24K22供应商 16.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- · Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

## FIGURE 16-1: EUSART TRANSMIT BLOCK DIAGRAM



## 查询PIC18F24K22供应商

FIGURE 16-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These registers are detailed in Register 16-1, Register 16-2 and Register 16-3, respectively.

For all modes of EUSART operation, the TRIS control bits corresponding to the RXx/DTx and TXx/CKx pins should be set to '1'. The EUSART control will automatically reconfigure the pin from input to output, as needed.

When the receiver or transmitter section is not enabled then the corresponding RXx/DTx or TXx/CKx pin may be used for general purpose input and output.

### 查询PIC18F24K22供应商 16.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 16-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

## 16.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREGx register.

## 16.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTAx register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTAx register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTAx register enables the EUSART and automatically configures the TXx/CKx I/O pin as an output. If the TXx/CKx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note:** The TXxIF transmitter interrupt flag is set when the TXEN enable bit is set.

## 16.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREGx register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREGx is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREGx until the Stop bit of the previous character has been transmitted. The pending character in the TXREGx is then transferred to the TSR in one TcY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREGx.

## 16.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the CKTXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the CKTXP bit to '1' will invert the transmit data resulting in low true idle and data bits. The CKTXP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the CKTXP bit has a different function.

## 16.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREGx. In other words, the TXxIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREGx. The TXxIF flag bit is not cleared immediately upon writing TXREGx. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXREGx write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE1/PIE3 register. However, the TXxIF flag bit will be set whenever the TXREGx is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXREGx.

### 查询PIC18F24K22供应商 16.1.1.5 ISR Status

The TRMT bit of the TXSTAx register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREGx. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

## 16.1.1.6 Transmitting 9-Bit Characters


The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTAx register is set the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTAx register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREGx. All nine bits of data will be transferred to the TSR shift register immediately after the TXREGx is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 16.1.2.8** "Address **Detection**" for more information on the Address mode.

- 16.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGHx:SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 4. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 5. Set the CKTXP control bit if inverted transmit data polarity is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- 7. If interrupts are desired, set the TXxIE interrupt enable bit. An interrupt will occur immediately provided that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are also set.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 9. Load 8-bit data into the TXREGx register. This will start the transmission.



## FIGURE 16-3: ASYNCHRONOUS TRANSMISSION



## TABLE 16-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART	1 Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator, I	-ligh Byte			_
SPBRG2			EUSART	2 Baud Rate	Generator, I	Low Byte			_
SPBRGH2			EUSART2	2 Baud Rate	Generator, I	High Byte			_
TXREG1			EL	JSART1 Tra	nsmit Regist	er			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXREG2		•	EL	JSART2 Tra	nsmit Regist	er		•	—
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous transmission.

## 查询PIC18F24K22供应商

## 16.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode would typically be used in RS-232 systems. The receiver block diagram is shown in Figure 16-2. The data is received on the RXx/DTx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREGx register.

## 16.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTAx register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTAx register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTAx register enables the EUSART. The RXx/DTx I/O pin must be configured as an input by setting the corresponding TRIS control bit. If the RXx/DTx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

## 16.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 16.1.2.5 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCxIF interrupt flag bit of the PIR1/PIR3 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREGx register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See <b>Section 16.1.2.6</b>
	<i>"Receive Overrun Error"</i> for more information on overrun errors.

## 16.1.2.3 Receive Data Polarity

The polarity of the receive data can be controlled with the DTRXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true receive idle and data bits. Setting the DTRXP bit to '1' will invert the receive data resulting in low true idle and data bits. The DTRXP bit controls receive data polarity only in Asynchronous mode. In Synchronous mode the DTRXP bit has a different function.

## 查询PIC18F24K22供应商

16.1.2.4 Receive Interrupts

The RCxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCxIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCxIF interrupts are enabled by setting the following bits:

- RCxIE interrupt enable bit of the PIE1/PIE3 register
- PEIE/GIEL peripheral interrupt enable bit of the INTCON register
- GIE/GIEH global interrupt enable bit of the INTCON register

The RCxIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

## 16.1.2.5 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTAx register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.x

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTAx register which resets the EUSART. Clearing the CREN bit of the RCSTAx register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREGx will not clear the FERR bit.

### 16.1.2.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTAx register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTAx register or by resetting the EUSART by clearing the SPEN bit of the RCSTAx register.

## 16.1.2.7 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTAx register is set, the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTAx register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREGx.

## 16.1.2.8 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTAx register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCxIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

## 查询PIC18F24K22供应商

16.1.2.9 Asynchronous Reception Set-up:


- Initialize the SPBRGHx:SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the serial port by setting the SPEN bit and the RXx/DTx pin TRIS bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Set the DTRXP if inverted receive polarity is desired.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 9. Read the RCSTAx register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 10. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREGx register.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

## 16.1.2.10 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Set the DTRXP if inverted receive polarity is desired.
- 8. Enable reception by setting the CREN bit.
- The RCxIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 10. Read the RCSTAx register to get the error flags. The ninth data bit will always be set.
- 11. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREGx register. Software determines if this is the device's address.
- 12. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 13. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

### 查询PIC18F24K22供应商 FIGURE 16-5: ASYNCHRONOUS RECEPTION



## TABLE 16-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCREG1			EU	SART1 Re	ceive Regis	ter			_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2			EU	SART2 Re	ceive Regis	ter			_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator,	High Byte			_
SPBRG2			EUSART2	Baud Rate	Generator,	Low Byte			_
SPBRGH2			EUSART2	Baud Rate	Generator,	High Byte			_
TRISB <sup>(2)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous reception.

Note 1: PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

## 查询PIC18F24K22供应商

## 16.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (HFINTOSC). However, the HFINTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the HFINTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 2.5** "Internal Clock Modes" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 16.3.1 "Auto-Baud Detect"**). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

## REGISTER 16-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7						•	bit 0
Legend:							
R = Readable bi	t	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkno	wn
bit 7	CSRC: Clock S	Source Select bit					
	Asynchronous	mode:					
	Don't care						
	Synchronous m						
		ode (clock genera de (clock from exi					
bit 6	TX9: 9-bit Tran						
		-bit transmission					
	0 = Selects 8	-bit transmission					
bit 5	TXEN: Transmi						
	1 = Transmit e						
<b>L</b> :4	0 = Transmit c						
bit 4	1 = Synchrono	T Mode Select bit	[				
	0 = Asynchror						
bit 3	SENDB: Send	Break Character	oit				
	Asynchronous	mode:					
		c Break on next tr		leared by hardwa	are upon completi	on)	
	0 = Sync Brea	k transmission co	mpleted				
	Don't care	<u>ioue</u> .					
bit 2		aud Rate Select b	it				
	Asynchronous						
	1 = High spee						
	0 = Low speed						
	Synchronous m Unused in this						
bit 1		it Shift Register Sl	atus bit				
~	1 = TSR empt	•					
	0 = TSR full	-					
bit 0		t of Transmit Data					
	Can be address	s/data bit or a par	ty bit.				
Note 1. SRE		es TXEN in Sync	mode				

Note 1: SREN/CREN overrides TXEN in Sync mode.

## 查询PIC18F24K22供应商

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	F	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FI	ERR	OERR	RX9D
bit 7	I							bit
Legend:								
R = Readab	le bit	W = Writable	e bit	U = Unimpl	emented	l bit, read	1 as '0'	
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is c	leared		x = Bit is unkn	iown
bit 7	SPEN: Seria	al Port Enable b	oit					
		ort enabled (co		DTx and TXx/	CKx pins	s as seria	al port pins)	
		ort disabled (he			•		,	
bit 6	<b>RX9:</b> 9-bit R	eceive Enable	bit					
		9-bit reception						
		8-bit reception						
bit 5	•	le Receive Ena	ble bit					
	<u>Asynchrono</u> Don't care	<u>us mode</u> :						
		s mode – Maste	er:					
	•	s single receive						
		s single receive						
		eared after rece		lete.				
		s mode – Slave	<u>)</u>					
	Don't care							
bit 4		tinuous Receive	e Enable bit					
	Asynchrono							
	1 = Enables 0 = Disables							
	Synchronou							
	-		ceive until ena	ble bit CREN	is cleare	d (CREI	N overrides SRI	EN)
		s continuous re						
bit 3	ADDEN: Ad	dress Detect E	nable bit					
	Asynchrono	<u>us mode 9-bit (</u>	RX9 = <u>1)</u> :					
				•			uffer when RSR	
		s address dete us mode 8-bit (		are received	and nint	h bit can	be used as par	rity bit
	Don't care		RA9 = 0					
bit 2		ning Error bit						
		•	undated by re	ading RCREG	ax registe	er and re	ceive next valid	l hvte)
	0 = No fram				Si i ogloti			<i>(</i> )
bit 1		rrun Error bit						
		n error (can be	cleared by cle	aring bit CRE	N)			
	0 = No over		2	-				
bit 0	RX9D: Ninth	n bit of Receive	d Data					
	This can be	address/data b	it or a parity b	it and must be	e calcula	ted by us	ser firmware.	

© 2010 Microchip Technology Inc.

## 查询PIC18F24K22供应商

## REGISTER 16-3: BAUDCONX: BAUD RATE CONTROL REGISTER

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN
bit 7							bit (
Lonordi							
Legend: R = Readable b	nit	W = Writable b	it	U = Unimplem	ented bit, read	as '0'	
-n = Value at P		'1' = Bit is set	it.	'0' = Bit is clea		x = Bit is unkn	own
	OR	I - Dit is set			ileu		OWIT
bit 7	ABDOVF: Aut	o-Baud Detect (	Overflow bit				
	Asynchronous						
	1 = Auto-baud	timer overflowe	d				
		timer did not ov	erflow				
	Synchronous I	<u>mode</u> :					
h. H. C	Don't care						
bit 6	Asynchronous	ve Idle Flag bit					
	1 = Receiver is						
		as been detected	I and the rece	eiver is active			
	Synchronous r	mode:					
	Don't care						
bit 5		Receive Polarity	Select bit				
	Asynchronous		retaid (a atilization of a				
		ata (RXx) is inve ata (RXx) is not	· ·	,			
	Synchronous r			(C			
	•	) is inverted (act	ive-low)				
	0 = Data (DTx	) is not inverted	(active-high)				
bit 4		/Transmit Polari	ty Select bit				
	Asynchronous		\ :=  =				
		or transmit (TXx or transmit (TXx	,				
	<u>Synchronous</u>		/ is high				
		ges on the falling	g edge of the	clock and is san	npled on the risi	ng edge of the c	clock
	0 = Data chan	ges on the rising	edge of the	clock and is sam	pled on the falli	ng edge of the c	clock
bit 3		t Baud Rate Ger					
		ud Rate Generat			Gx)		
bit 2		d Rate Generato ed: Read as '0'	r is used (SP	BRGX)			
bit 1	WUE: Wake-u						
	Asynchronous	•					
	-	s waiting for a fa	illina edae. N	o character will I	be received but	RCxIF will be se	et on the falling
		E will automatic					
		s operating norm	nally				
	Synchronous r	<u>mode</u> :					
hit 0	Don't care	Doud Data at C					
bit 0		-Baud Detect En	able bit				
	Asynchronous	d Detect mode i	s enabled (cla	ars when auto-	aud is complete	e)	
		d Detect mode i				<i>.</i> ,	
	Synchronous r						
	Don't care						

### 查询PIC18F24K22供应商

## 16.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCONx register selects 16-bit mode.

The SPBRGHx:SPBRGx register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTAx register and the BRG16 bit of the BAUDCONx register. In Synchronous mode, the BRGH bit is ignored.

Table contains the formulas for determining the baud rate. Example 16-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 16-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGHx, SPBRGx register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

## EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate = $\frac{FOSC}{64([SPBRGHx:SPBRGx] + 1)}$
Solving for SPBRGHx:SPBRGx:
$X = \frac{FOSC}{\frac{Desired Baud Rate}{64} - 1}$
$=\frac{\frac{16000000}{9600}}{64}-1$
= [25.042] = 25
$Calculated Baud Rate = \frac{16000000}{64(25+1)}$
= 9615
Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$
$=\frac{(9615-9600)}{9600} = 0.16\%$

C	onfiguration Bit	s		Baud Rate Formula			
SYNC	YNC BRG16 BF		BRG/EUSART Mode	Dauu Kale Formula			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]			
0	0	1	8-bit/Asynchronous				
0	1 0		16-bit/Asynchronous	Fosc/[16 (n+1)]			
0	1	1	16-bit/Asynchronous				
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]			
1	1	x	16-bit/Synchronous				

### TABLE 16-3:BAUD RATE FORMULAS

**Legend:** x = Don't care, n = value of SPBRGHx, SPBRGx register pair.

## 查询PIC18F24K22供应商

## TABLE 16-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	СКТХР	BRG16		WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate C	Generator, Lo	w Byte			_
SPBRGH1			EUSART1	Baud Rate (	Generator, Hi	gh Byte			_
SPBRG2			EUSART2	Baud Rate C	Generator, Lo	w Byte			_
SPBRGH2			EUSART2	Baud Rate (	Generator, Hi	gh Byte			_
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the BRG.

## TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

					S	YNC = 0, BRO	GH = 0, BRC	G16 = 0				
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRxG value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	_	_	_	_	_	—	-	_	-	_	_	_
1200	_	—	_	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	—	—	_	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9615	0.16	103	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	95	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.23k	0.16	51	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	58.82k	2.12	16	57.60k	0.00	7	—	—	—	57.60k	0.00	2
115.2k	111.11k	-3.55	8	_	_	—	_	_	—		—	_

		SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)		
300	_	_	-	300	0.16	207	300	0.00	191	300	0.16	51		
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12		
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	_	_		
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	_	_		
10417	10417	0.00	11	10417	0.00	5	—	_	_	_	_	_		
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_		
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	-		
115.2k	—	—	—	—	—	—	—	—	—	_	—	—		

## 查询PIC18F24K22供应商 TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz					
RATE Actua Rate	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)			
300	—	—	—	_	_	—	_	_	_		_	—			
1200	—	_	_	_	_	_	—	_	_	_	_	_			
2400	_	_	_	_	_	_	—	_	_	_	_	_			
9600	_	_	_	9600	0.00	119	9615	0.16	103	9600	0.00	71			
10417	—	_	_	10378	-0.37	110	10417	0.00	95	10473	0.53	65			
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35			
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11			
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5			

	SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Fosc = 8.000 MHz			Fo	Fosc = 4.000 MHz			c = 3.6864	4 MHz	Fo	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SxBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)		
300	—	—	—	—	_	—		_	_	300	0.16	207		
1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51		
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25		
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_		
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5		
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_		
57.6k	55556	-3.55	8	—	—	_	57.60k	0.00	3	—	_	_		
115.2k	—	_	_	—	_	_	115.2k	0.00	1	—	_	_		

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 64.000 MHz			Fos	Fosc = 18.432 MHz			Fosc = 16.000 MHz			c = 11.05	92 MHz	
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	
300	300.0	0.00	13332	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303	
1200	1200.1	0.01	3332	1200	0.00	959	1200.5	0.04	832	1200	0.00	575	
2400	2399	-0.02	1666	2400	0.00	479	2398	-0.08	416	2400	0.00	287	
9600	9592	-0.08	416	9600	0.00	119	9615	0.16	103	9600	0.00	71	
10417	10417	0.00	383	10378	-0.37	110	10417	0.00	95	10473	0.53	65	
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35	
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11	
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5	

## 查询PIC18F24K22供应商

## TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fo	sc = 1.000	) MHz	
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	_	_	_	
115.2k	—	_	_	—	_	_	115.2k	0.00	1	_	_	_	

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1													
BAUD	Fosc = 64.000 MHz			Fos	Fosc = 18.432 MHz			Fosc = 16.000 MHz			c = 11.05	92 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)		
300	300	0.00	53332	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215		
1200	1200	0.00	13332	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303		
2400	2400	0.00	6666	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151		
9600	9598.1	-0.02	1666	9600	0.00	479	9592	-0.08	416	9600	0.00	287		
10417	10417	0.00	1535	10425	0.08	441	10417	0.00	383	10433	0.16	264		
19.2k	19.21k	0.04	832	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143		
57.6k	57.55k	-0.08	277	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47		
115.2k	115.11k	-0.08	138	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23		

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1													
BAUD	Fosc = 8.000 MHz			Fos	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)		
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832		
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207		
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103		
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25		
10417	10417	0.00	191	10417	0.00	95	10473	0.53	87	10417	0.00	23		
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12		
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	_	_	_		
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	—	—		

### 查询PIC18F24K22供应商 16.3.1 **AUTO-BAUD DETECT**

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCONx register starts the auto-baud calibration sequence (Figure 16.3.2). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRGx begins counting up using the BRG counter clock as shown in Table 16-6. The fifth rising edge will occur on the RXx/DTx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGHx:SPBRGx register pair, the ABDEN bit is automatically cleared, and the RCxIF interrupt flag is set. A read operation on the RCREGx needs to be performed to clear the RCxIF interrupt. RCREGx content should be discarded. When calibrating for modes that do not use the SPBRGHx register the user can verify that the SPBRGx register did not overflow by checking for 00h in the SPBRGHx register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 16-6. During ABD, both the SPBRGHx and SPBRGx registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGHx and SPBRGx registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see Section 16.3.3 "Auto-Wake-up on Break").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the autobaud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGHx:SPBRGx register pair.

# TABLE 16-6:BRG COUNTER CLOCK<br/>RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGx and SPBRGHx registers are both used as a 16-bit counter, independent of BRG16 setting.

## FIGURE 16-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h	Ż											001	Ch	_
RXx/DTx pin			Start	r Edg bit 0		FEd bit 2	ge #2 bit 3	,	lge #3 4 bit		- Edge # bit 6	#4 		dge #5 op bit		_
BRG Clock		www	wų	ົ້າມາ	JUU	ուս		սոս	۰۰			ηh	NNUÂN			
	Set by User —		1	1									بر ا	– Auto C	Cleared	
ABDEN bit			1	I									Ľ			
RCIDL		l l	1	1												
		Ľ		1									i			
RCxIF bit		l I	1	1												
(Interrupt)		1	1	1									1		/	
Read		1	1	1									1			
RCREGx		1		1								7			L	
SPBRGx			<u> </u>	XXI	1								γ	1C	h	
													/			
SPBRGHx				XXł	1								Χ	00	h	
Note 1	I: The ABD sequ	ence requires the	EUSA	RT mo	odule to	be confi	igured in	Asynch	ironous	mode						

## 查询PIC18F24K22供应商 16.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCONx register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGHx:SPBRGx register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RXx/DTx pin. Upon detecting the fifth RXx/DTx edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDCONx register. The RCxIF flag can be subsequently cleared by reading the RCREGx. The ABDOVF flag can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

## 16.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCONx register. Once set, the normal receive sequence on RXx/DTx is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 16-7), and asynchronously if the device is in Sleep mode (Figure 16-8). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared by the low-to-high transition on the RXx line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

## 16.3.3.1 Special Considerations

### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


### Oscillator Startup Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


## WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared by hardware by a rising edge on RXx/DTx. The interrupt condition is then cleared by software by reading the RCREGx register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.



## FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



## 查询PIC18F24K22供应商

## 16.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTAx register. The Break character transmission is then initiated by a write to the TXREGx. The value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTAx register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-9 for the timing of the Break character sequence.

## 16.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

## 16.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.


The first method to detect a Break character uses the FERR bit of the RCSTAx register and the Received data as indicated by RCREGx. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCxIF bit is set
- · FERR bit is set
- RCREGx = 00h

The second method uses the Auto-Wake-up feature described in **Section 16.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCONx register before placing the EUSART in Sleep mode.



## FIGURE 16-9: SEND BREAK CHARACTER SEQUENCE

### 查询PIC18F24K22供应商 16.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

## 16.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTAx register configures the device for synchronous operation. Setting the CSRC bit of the TXSTAx register configures the device as a master. Clearing the SREN and CREN bits of the RCSTAx register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTAx register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

The TRIS bits corresponding to the RXx/DTx and TXx/CKx pins should be set.

### 16.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TXx/CKx line. The TXx/CKx pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

## 16.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the CKTXP bit of the BAUDCONx register. Setting the CKTXP bit sets the clock Idle state as high. When the CKTXP bit is set, the data changes on the falling edge of each clock and is sampled on the rising edge of each clock. Clearing the CKTXP bit sets the Idle state as low. When the CKTXP bit is cleared, the data changes on the rising edge of each clock and is sampled on the falling edge of each clock.

## 16.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RXx/DTx pin. The RXx/DTx and TXx/CKx pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREGx register. If the TSR still contains all or part of a previous character the new character data is held in the TXREGx until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREGx is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREGx.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

## 16.4.1.4 Data Polarity


The polarity of the transmit and receive data can be controlled with the DTRXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true transmit and receive data. Setting the DTRXP bit to '1' will invert the data resulting in low true transmit and receive data.

## 查询PIC18F24K22供应商


16.4.1.5 Synchronous Master Transmission Set-up:

- Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RXx/DTx and TXx/CKx I/O pins.

- 4. Disable Receive mode by clearing bits SREN and CREN.
- 5. Enable Transmit mode by setting the TXEN bit.
- 6. If 9-bit transmission is desired, set the TX9 bit.
- 7. If interrupts are desired, set the TXxIE, GIE/ GIEH and PEIE/GIEL interrupt enable bits.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 9. Start transmission by loading data to the TXREGx register.



## FIGURE 16-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



## 查询PIC18F24K22供应商

## TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

TADLE 10-7									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1		ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate	Generator, L	ow Byte			—
SPBRGH1			EUSART1	Baud Rate	Generator, H	igh Byte			—
SPBRG2			EUSART2	Baud Rate	Generator, L	ow Byte			—
SPBRGH2			EUSART2	Baud Rate	Generator, H	igh Byte			—
TRISB <sup>(2)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TXREG1			EU	SART1 Tran	smit Registe	r			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXREG2	EUSART2 Transmit Register								
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master transmission.

**Note 1:** PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

## 查询PIC18F24K22供应商

### 16.4.1.6 Synchronous Master Reception

Data is received at the RXx/DTx pin. The RXx/DTx pin output driver must be disabled by setting the corresponding TRIS bits when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTAx register) or the Continuous Receive Enable bit (CREN of the RCSTAx register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RXx/DTx pin on the trailing edge of the TXx/CKx clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREGx. The RCxIF bit remains set as long as there are un-read characters in the receive FIFO.

### 16.4.1.7 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TXx/CKx line. The TXx/CKx pin output driver must be disabled by setting the associated TRIS bit when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

## 16.4.1.8 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREGx is read to access the FIFO. When this happens the OERR bit of the RCSTAx register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREGx.

If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

### 16.4.1.9 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTAx register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTAx register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREGx.

### 16.4.1.10 Synchronous Master Reception Setup:

- 1. Initialize the SPBRGHx, SPBRGx register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Disable RXx/DTx and TXx/CKx output drivers by setting the corresponding TRIS bits.
- 4. Ensure bits CREN and SREN are clear.
- 5. If using interrupts, set the GIE/GIEH and PEIE/ GIEL bits of the INTCON register and set RCxIE.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCxIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCxIE was set.
- 9. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREGx register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

-IGURE 16-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)	
RXx/DTx pin	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TXx/CKx pin (SCKP = 0)		
TXx/CKx pin		
Write to bit SREN		
SREN bit		
CREN bit		
RCxIF bit (Interrupt) ————		
Read RCREGx		

## TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCREG1			E	USART1 Re	ceive Regis	ter			_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2			E	USART2 Re	ceive Regis	ter			_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART	1 Baud Rate	e Generator,	Low Byte			_
SPBRGH1			EUSART	1 Baud Rate	Generator,	High Byte			_
SPBRG2			EUSART	2 Baud Rate	e Generator,	Low Byte			_
SPBRGH2			EUSART	2 Baud Rate	Generator,	High Byte			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master reception.

## 查询PIC18F24K22供应商

16.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTAx register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTAx register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTAx register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTAx register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

RXx/DTx and TXx/CKx pin output drivers must be disabled by setting the corresponding TRIS bits.

## 16.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 16.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREGx register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREGx register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE/GIEL and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE/GIEH bit is also set, the program will call the Interrupt Service Routine.
- 16.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Clear the CREN and SREN bits.
- 4. If using interrupts, ensure that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are set and set the TXxIE bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXREGx register.

## 查询PIC18F24K22供应商

### TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator,	High Byte			—
SPBRG2			EUSART2	Baud Rate	Generator,	Low Byte			—
SPBRGH2			EUSART2	Baud Rate	Generator,	High Byte			—
TRISB <sup>(2)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TXREG1			EU	SART1 Tra	nsmit Regis	ster			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXREG2			EU	SART2 Tra	nsmit Regis	ster			
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave transmission.

Note 1: PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

### 查询PIC18F24K22供应商

16.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 16.4.1.6 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is
   never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE/GIEH bit is also set, the program will branch to the interrupt vector.

- 16.4.2.4 Synchronous Slave Reception Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. If using interrupts, ensure that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are set and set the RCxIE bit.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCxIF bit will be set when reception is complete. An interrupt will be generated if the RCxIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTAx register.
- 8. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREGx register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCREG1			EL	JSART1 Re	ceive Regist	er			_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2			EL	JSART2 Re	ceive Regist	er			_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART	I Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator,	High Byte			_
SPBRG2			EUSART2	2 Baud Rate	Generator,	Low Byte			_
SPBRGH2			EUSART2	Baud Rate	Generator,	High Byte			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

### TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave reception.

### 查询PIC18F24K22供应商 **17.0 ANALOG-TO-DIGITAL** CONVERTER (ADC) MODULE


The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).

FIGURE 17-1: ADC BLOCK DIAGRAM

The ADC voltage reference is software selectable to either VDD or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

Figure 17-1 shows the block diagram of the ADC.



## 查询PIC18F24K22供应商

## 17.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- · Results formatting

### 17.1.1 PORT CONFIGURATION

The ANSELx and TRISx registers configure the A/D port pins. Any port pin needed as an analog input should have its corresponding ANSx bit set to disable the digital input buffer and TRISx bit set to disable the digital output driver. If the TRISx bit is cleared, the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the ANSx bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins with their corresponding ANSx bit set read as cleared (a low level). However, analog conversion of pins configured as digital inputs (ANSx bit cleared and TRISx bit set) will be accurately converted.
  - 2: Analog levels on any pin with the corresponding ANSx bit cleared may cause the digital input buffer to consume current out of the device's specification limits.
  - **3:** The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the bits in ANSELB are reset.

### 17.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 17.2 "ADC Operation"** for more information.

### 17.1.3 ADC VOLTAGE REFERENCE

The PVCFG<1:0> and NVCFG<1:0> bits of the ADCON1 register provide independent control of the positive and negative voltage references.

The positive voltage reference can be:

- Vdd
- the fixed voltage reference (FVR BUF2)
- an external voltage source (VREF+)

The negative voltage reference can be:

- Vss
- an external voltage source (VREF-)

## 17.1.4 SELECTING AND CONFIGURING ACQUISITION TIME

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

Acquisition time is set with the ACQT<2:0> bits of the ADCON2 register. Acquisition delays cover a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there is no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. When an acquisition time is programmed, there is no indication of when the acquisition time ends and the conversion begins.

### 查询PIC18F24K22供应商 17.1.5 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON2 register. There are seven possible clock options:

- Fosc/2
- · Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 17-3.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in Table 27-24 for more information. Table gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the					
	system clock frequency will change the					
	ADC clock frequency, which may					
	adversely affect the ADC result.					

### 17.1.6 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC interrupt enable is the ADIE bit in the PIE1 register and the interrupt priority is the ADIP bit in the IPR1 register. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADIF bit must be cleared by software.

Note:	The ADIF bit is set at the completion of				
	every conversion, regardless of whether				
	or not the ADC interrupt is enabled.				

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine.

ADC Clock F	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	64 MHz	16 MHz	4 MHz	1 MHz		
Fosc/2	000	31.25 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs		
Fosc/4	100	62.5 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	1.0 μs	4.0 μs <sup>(3)</sup>		
Fosc/8	001	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>		
Fosc/16	101	250 ns <sup>(2)</sup>	1.0 μs	4.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>		
Fosc/32	010	500 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>		
Fosc/64	110	1.0 μs	4.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>		
Frc	x11	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>		

### TABLE 17-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of 1.7  $\mu$ s.


- **2:** These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

### 查询PIC18F24K22供应商 17.1.7 RESULTFORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON2 register controls the output format.

Figure 17-2 shows the two output formats.

### FIGURE 17-2: 10-BIT A/D CONVERSION RESULT FORMAT



### 查询PIC18F24K22供应商 **17.2 ADC Operation**

### 17.2.1 STARTING A CONVERSION


To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will, depending on the ACQT bits of the ADCON2 register, either immediately start the Analog-to-Digital conversion or start an acquisition delay followed by the Analog-to-Digital conversion.

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into SLEEP mode before the conversion begins.


Figure 17-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are set to '010' which selects a 4 TAD acquisition time before the conversion starts.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 17.2.10 "A/D Conversion Procedure".

### FIGURE 17-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



### FIGURE 17-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



## 查询PIC18F24K22供应商

17.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

### 17.2.3 DISCHARGE

The discharge phase is used to initialize the value of the capacitor array. The array is discharged after every sample. This feature helps to optimize the unity-gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

### 17.2.4 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared by software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

### 17.2.5 DELAY BETWEEN CONVERSIONS

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, the currently selected channel is reconnected to the charge holding capacitor commencing the next acquisition.

### 17.2.6 ADC OPERATION IN POWER-MANAGED MODES

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D FRC clock source should be selected.

### 17.2.7 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

### 17.2.8 SPECIAL EVENT TRIGGER

Two Special Event Triggers are available to start an A/D conversion: CTMU and CCP5. The Special Event Trigger source is selected using the TRIGSEL bit in ADCON1.

When TRIGSEL = 0, the CCP5 module is selected as the Special Event Trigger source. To enable the Special Event Trigger in the CCP module, set CCP5M<3:0> = 1011, in the CCP5CON register.

When TRIGSEL = 1, the CTMU module is selected. The CTMU module requires that the CTTRIG bit in CTMUCONH is set to enable the Special Event Trigger.

In addition to TRIGSEL bit, the following steps are required to start an A/D conversion:

- The A/D module must be enabled (ADON = 1)
- The appropriate analog input channel selected
- The minimum acquisition period set one of these ways:
  - Timing provided by the user
  - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

### 17.2.9 PERIPHERAL MODULE DISABLE

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bit for the ADC module is ADCMD in the PMD2 Register. See **Section 3.0 "Power-Managed Modes"** for more information.

## 查询PIC18F24K22供应商

17.2.10 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (See TRIS register)
  - Configure pin as analog
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - · Select result format
  - Select acquisition delay
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
    - Software delay required if ACQT bits are set to zero delay. See Section 17.3 "A/D Acquisition Requirements".

### EXAMPLE 17-1: A/D CONVERSION

```
;This code block configures the ADC
; for polling, Vdd and Vss as reference, Frc
clock and ANO input.
;Conversion start & polling for completion
; are included.
;
MOVLW
        B'10101111' ;right justify, Frc,
MOVWF ADCON2 ; & 12 TAD ACQ time
        B'00000000' ;ADC ref = Vdd,Vss
MOVLW
MOVWF
         ADCON1
                    ;
         TRISA,0 ;Set RA0 to input
ANSEL,0 ;Set RA0 to analog
BSF
         ANSEL,0 ;Set RAO to analog B'00000001' ;ANO, ADC on
BSF
MOVLW
MOVWF
         ADCON0
         ADCON0,GO ;Start conversion
BSF
ADCPoll:
BTFSC
         ADCON0,GO ; Is conversion done?
BRA
         ADCPoll ;No, test again
; Result is complete - store 2 MSbits in
; RESULTHI and 8 LSbits in RESULTLO
MOVFF
         ADRESH, RESULTHI
MOVFF
         ADRESL, RESULTLO
```

### 查询PIC18F24K22供应商 17.2.11 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

Note: Analog pin control is determined by the ANSELx registers (see Register 10-2)

### REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 7 Unimplemented: Read as '0'

### bit 6-2 CHS<4:0>: Analog Channel Select bits 00000 = AN0 00001 = AN1 00010 = AN2

	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has complete the automatically cleared by hardware when the A/D conversion has complete the automatical starts and the automatical starts are starts are starts and the automatical starts are starts and the automatical starts are
:1	GO/DONE: A/D Conversion Status bit
	111 <u>11</u> = FVR BUF2 (1.024V/2.048V/2.096V Volt Fixed Voltage Reference) <sup>(2)</sup>
	11110 <b>= DAC</b>
	11101 <b>= CTMU</b>
	11100 = Reserved
	$11011 = AN27^{(1)}$
	$11001 = AN26^{(1)}$
	$11000 = AN25^{(1)}$
	10111 - AN23 + 11000 = AN24(1)
	10110 = AN22(7) 10111 = AN23(1)
	10101 = AN21(7) 10110 = AN22(1)
	10100 = AN20(7) 10101 = AN21(1)
	10011 = AN19 10100 = AN20 <sup>(1)</sup>
	10010 = AN18
	10001 = AN17
	10000 <b>= AN16</b>
	01111 <b>= AN15</b>
	01110 <b>= AN14</b>
	01101 <b>= AN13</b>
	01100 <b>= AN12</b>
	01011 <b>= AN11</b>
	01010 <b>= AN10</b>
	01001 <b>= AN9</b>
	01000 = AN8
	$00111 = AN7^{(1)}$
	$00110 = AN6^{(1)}$
	$00101 = AN5^{(1)}$
	00100 = AN4
	00010 = AN2 00011 = AN3
	00010 = AN2

This bit is automatically cleared by hardware when the A/D conversion has completed.

0 = A/D conversion completed/not in progress

bit

### 查询PIC18F24K22供应商 REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0 (CONTINUED)

- bit 0
- ADON: ADC Enable bit

1 = ADC is enabled

 $\ensuremath{\scriptscriptstyle 0}$  = ADC is disabled and consumes no operating current

Note 1: Available on PIC18(L)F4XK22 devices only.

**2:** Allow greater than 15  $\mu$ s acquisition time when measuring the Fixed Voltage Reference.

### REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGSEL	—	—	—	PVCFG<1:0>		NVCF	G<1:0>
bit 7							bit 0

Legend:						
R = Readable bit W = Writable bit		U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	<b>TRIGSEL</b> : Special Trigger Select bit 1 = Selects the special trigger from CTMU 0 = Selects the special trigger from CCP5
bit 6-4	Unimplemented: Read as '0'
bit 3-2	PVCFG<1:0>: Positive Voltage Reference Configuration bits
	<ul> <li>00 = A/D VREF+ connected to internal signal, AVDD</li> <li>01 = A/D VREF+ connected to external pin, VREF+</li> <li>10 = A/D VREF+ connected to internal signal, FVR BUF2</li> <li>11 = Reserved (by default, A/D VREF+ connected to internal signal, AVDD)</li> </ul>
bit 1-0	<ul> <li>NVCFG0&lt;1:0&gt;: Negative Voltage Reference Configuration bits</li> <li>00 = A/D VREF- connected to internal signal, AVss</li> <li>01 = A/D VREF- connected to external pin, VREF-</li> <li>10 = Reserved (by default, A/D VREF+ connected to internal signal, AVss)</li> <li>11 = Reserved (by default, A/D VREF+ connected to internal signal, AVss)</li> </ul>

## 查询PIC18F24K22供应商

### REGISTER 17-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	) U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADFM	—		ACQT<2:0>			ADCS<2:0>				
bit 7							bit (			
Legend:										
R = Read	abla bit	W = Writable	h:t		monted hit rea					
		'1' = Bit is set		'0' = Bit is cle	mented bit, rea		0.11/2			
-n = Value	alPOR	I = BILIS SE	[	0 = Bit is cle	ared	x = Bit is unkn	own			
bit 7		Conversion Re	sult Format Se	lect hit						
	1 = Right ju									
	0 = Left just									
bit 6	Unimpleme	ented: Read as	0'							
bit 5-3	ACQT<2:0	>: A/D Acquisitio	n time select bi	its. Acquisition	time is the dura	ation that the A/E	) charge hold			
		ing capacitor remains connected to A/D channel from the instant the GO/DONE bit is set until conver-								
	sions begin	S.								
	$000 = 0^{(1)}$									
	001 = 2 TAE 010 = 4 TAE	-								
	010 <b>- 4</b> TAL 011 <b>- 6 T</b> AL	-								
		100 = 8 TAD								
	101 <b>= 12 T</b> A	101 <b>= 12</b> TAD								
		110 <b>= 16 TAD</b>								
	111 <b>= 20 T</b> A									
bit 2-0		>: A/D Conversion	on Clock Selec	t bits						
	000 <b>=</b> Fosc									
		001 = Fosc/8								
		010 = Fosc/32 011 = Frc <sup>(1)</sup> (clock derived from a dedicated internal oscillator = 600 kHz nominal)								
	100 <b>= Fos</b> c									
	101 <b>= Fosc</b>	c/16								
	110 <b>= Fos</b>									
	111 <b>= Frc<sup>(</sup></b>	<ol> <li>(clock derived</li> </ol>	from a dedica	ted internal osc	illator = 600 k	Hz nominal)				
Note 1:	When the A/D cl	ock source is se	lected as Epc	than the start of	of conversion i	e delayed by one				

### 查询PIC18F24K22供应商

### **REGISTER 17-4:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			ADRES	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	

R = Readable bit	vv = vvnable bit	O = Onimplemented bit, read as	5 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

**ADRES<9:2>**: ADC Result Register bits Upper 8 bits of 10-bit conversion result

### **REGISTER 17-5:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES	S<1:0>	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Roadabla bi		M = M/ritable bit		LI – Unimplome	nted hit read as	·0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower 2 bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

### REGISTER 17-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| R/W-x  |
|-------|-------|-------|-------|-------|-------|-------|--------|
| —     | —     | _     | —     | _     | —     | ADRES | S<9:2> |
| bit 7 |       |       |       |       |       |       | bit 0  |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

### REGISTER 17-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
	ADRES<7:0>										
bit 7 b											

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower 8 bits of 10-bit conversion result

### 查询PIC18F24K22供应商 17.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 17-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 17-5. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed),

an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

### EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 3.0V$  VDD  
 $TACQ = Amplifier$  Settling Time + Hold Capacitor Charging Time + Temperature Coefficient  
 $= TAMP + TC + TCOFF$ 

= 
$$5\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED}$$

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{2047}\right) \quad ; combining [1] and [2]$$

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/2047)$$
  
= -13.5pF(1k\Omega + 700\Omega + 10k\Omega) \ln(0.0004885)  
= 1.20 \u03c0s

Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 7.45\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is discharged after each conversion.
- 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

within 1/2 lsb





FIGURE 17-6: ADC TRANSFER FUNCTION



© 2010 Microchip Technology Inc.

## 查询PIC18F24K22供应商

### TABLE 17-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	298
ADCON1	TRIGSEL	—	_	_	PVCF	G<1:0>	NVCFG	<1:0>	299
ADCON2	ADFM	—	ŀ	ACQT<2:0>			ADCS<2:0>		300
ADRESH				A/D Res	ult, High Byte				301
ADRESL				A/D Res	ult, Low Byte				301
ANSELA	—	_	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	—	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	—	153
ANSELD <sup>(1)</sup>	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	153
ANSELE <sup>(1)</sup>	—	—	—	_	_	ANSE2	ANSE1	ANSE0	154
CCP5CON	—	—	DC5B<	1:0>	CCP5M<3:0>			201	
CTMUCONH	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR4	—	—	—	_	_	CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE4	—	_	_	—	_	CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR4	—	—	—	_	_	CCP5IF	CCP4IF	CCP3IF	121
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PMD2	—	_	_	—	CTMUMD	CMP2MD	CMP1MD	ADCMD	58
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	—	_	—	—	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	154

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by this module.

Note 1: Available on PIC18(L)F4XK22 devices.

TABLE 17-3:	CONFIGURATION REGISTERS ASSOCIATED WITH THE ADC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the ADC module.

### 查询PIC18F24K22供应商 18.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The analog comparator module includes the following features:

- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference
- · Selectable Hysteresis

### 18.1 Comparator Overview


A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

### FIGURE 18-1: SINGLE COMPARATOR



## 查询PIC18F24K22供应商

FIGURE 18-2: COMPARATOR C1/C2 SIMPLIFIED BLOCK DIAGRAM



### 查询PIC18F24K22供应商 18.2 Comparator Control

Each comparator has a separate control and Configuration register: CM1CON0 for Comparator C1 and CM2CON0 for Comparator C2. In addition, Comparator C2 has a second control register, CM2CON1, for controlling the interaction with Timer1 and simultaneous reading of both comparator outputs.

The CM1CON0 and CM2CON0 registers (see Registers 18-1 and 18-2, respectively) contain the control and status bits for the following:

- Enable
- Input selection
- Reference selection
- Output selection
- Output polarity
- · Speed selection

### 18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

### 18.2.2 COMPARATOR INPUT SELECTION

The CxCH<1:0> bits of the CMxCON0 register direct one of four analog input pins to the comparator inverting input.

Note:	To use CxIN+ and C12INx- pins as analog inputs, the appropriate bits must be set in the ANSEL register and the corresponding
	TRIS bits must also be set to disable the output drivers.

### 18.2.3 COMPARATOR REFERENCE SELECTION

Setting the CxR bit of the CMxCON0 register directs an internal voltage reference or an analog input pin to the non-inverting input of the comparator. See **Section 21.0 "Fixed Voltage Reference (FVR)"** for more information on the Internal Voltage Reference module.

### 18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CM2CON1 register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

# **Note 1:** The CxOE bit overrides the PORT data latch. Setting the CxON has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

### 18.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-1 shows the output state versus input conditions, including polarity control.

### TABLE 18-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVIN- > CxVIN+	0	0
CxVIN- < CxVIN+	0	1
CxVIN- > CxVIN+	1	1
CxVIN- < CxVIN+	1	0

### 18.2.6 COMPARATOR SPEED SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

### 18.3 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 27.0 "Electrical Characteristics"** for more details.

### 查询PIC18F24K22供应商 18.4 Comparator Interrupt Operation

The comparator interrupt flag will be set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusiveor gate (see Figure 18-2). The first latch is updated with the comparator output value, when the CMxCON0 register is read or written. The value is latched on the third cycle of the system clock, also known as Q3. This first latch retains the comparator value until another read or write of the CMxCON0 register occurs or a Reset takes place. The second latch is updated with the comparator output value on every first cycle of the system clock, also known as Q1. When the output value of the comparator changes, the second latch is updated and the output values of both latches no longer match one another, resulting in a mismatch condition. The latch outputs are fed directly into the inputs of an exclusive-or gate. This mismatch condition is detected by the exclusive-or gate and sent to the interrupt circuitry. The mismatch condition will persist until the first latch value is updated by performing a read of the CMxCON0 register or the comparator output returns to the previous state.

- Note 1: A write operation to the CMxCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.
  - **2:** Comparator interrupts will operate correctly regardless of the state of CxOE.

When the mismatch condition occurs, the comparator interrupt flag is set. The interrupt flag is triggered by the edge of the changing value coming from the exclusiveor gate. This means that the interrupt flag can be reset once it is triggered without the additional step of reading or writing the CMxCON0 register to clear the mismatch latches. When the mismatch registers are cleared, an interrupt will occur upon the comparator's return to the previous state, otherwise no interrupt will be generated.

Software will need to maintain information about the status of the comparator output, as read from the CMxCON0 register, or CM2CON1 register, to determine the actual change that has occurred. See Figures 18-3 and 18-4.


The CxIF bit of the PIR2 register is the comparator interrupt flag. This bit must be reset by software by clearing it to '0'. Since it is also possible to write a '1' to this register, an interrupt can be generated.


In mid-range Compatibility mode the CxIE bit of the PIE2 register and the PEIE/GIEL and GIE/GIEH bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR2 register will still be set if an interrupt condition occurs.

## 18.4.1 PRESETTING THE MISMATCH LATCHES


The comparator mismatch latches can be preset to the desired state before the comparators are enabled. When the comparator is off the CxPOL bit controls the CxOUT level. Set the CxPOL bit to the desired CxOUT non-interrupt level while the CxON bit is cleared. Then, configure the desired CxPOL level in the same instruction that the CxON bit is set. Since all register writes are performed as a read-modify-write, the mismatch latches will be cleared during the instruction read phase and the actual configuration of the CxON and CxPOL bits will be occur in the final write phase.

### FIGURE 18-3: COMPARATOR INTERRUPT TIMING W/O CMxCON0 READ





COMPARATOR INTERRUPT TIMING WITH CMxCON0 READ



Note 1: If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF interrupt flag of the PIR2 register may not get set.

> 2: When either comparator is first enabled, bias circuitry in the comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1  $\mu$ s for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

### <u>查询PIC18F24K22供应商</u> 18.5 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in **Section 27.0 "Electrical Characteristics"**. If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. Each comparator is turned off by clearing the CxON bit of the CMxCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE2 register and the PEIE/GIEL bit of the INTCON register must be set. The instruction following the SLEEP instruction always executes following a wake from Sleep. If the GIE/GIEH bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

### 18.6 Effects of a Reset

A device Reset forces the CMxCON0 and CM2CON1 registers to their Reset states. This forces both comparators and the voltage references to their Off states.

## 查询PIC18F24K22供应商

### **REGISTER 18-1: CM1CON0: COMPARATOR 1 CONTROL REGISTER**

R/W-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	
C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH<1:0>		
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 7	1 = Comparat	arator C1 Ena tor C1 is enabl	ed					
bit 6	0 = Comparator C1 is disabled C1OUT: Comparator C1 Output bit $\frac{ f C1POL = 1 (inverted polarity):}{C1OUT = 0 when C1VIN+ > C1VIN- C1OUT = 1 when C1VIN+ < C1VIN- \frac{ f C1POL = 0 (non-inverted polarity):}{C1OUT = 1 when C1VIN+ > C1VIN- C1OUT = 0 when C1VIN+ < C1VIN- C1OUT = 0 when C1VIN+ < C1VIN-$							
bit 5	<b>C1OE:</b> Comparator C1 Output Enable bit 1 = C1OUT is present on the C1OUT pin <sup>(1)</sup> 0 = C1OUT is internal only							
bit 4	<b>C1POL:</b> Comparator C1 Output Polarity Select bit 1 = C1OUT logic is inverted 0 = C1OUT logic is not inverted							
bit 3	<b>C1SP:</b> Comparator C1 Speed/Power Select bit 1 = C1 operates in normal power, higher speed mode 0 = C1 operates in low-power, low-speed mode							
bit 2	<b>C1R:</b> Comparator C1 Reference Select bit (non-inverting input) 1 = C1VIN+ connects to C1VREF output 0 = C1VIN+ connects to C12IN+ pin							
bit 1-0	C1CH<1:0>: Comparator C1 Channel Select bit 00 = C12IN0- pin of C1 connects to C1VIN- 01 = C12IN1- pin of C1 connects to C1VIN- 10 = C12IN2- pin of C1 connects to C1VIN- 11 = C12IN3- pin of C1 connects to C1VIN-							

**Note 1:** Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding port TRIS bit = 0.

### 查询PIC18F24K22供应商

### R/W-0 R/W-0 R-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0 C2ON C2OUT C2OE C2POL C2SP C2CH<1:0> C2R bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 C2ON: Comparator C2 Enable bit 1 = Comparator C2 is enabled 0 = Comparator C2 is disabled bit 6 C2OUT: Comparator C2 Output bit If C2POL = 1 (inverted polarity): C2OUT = 0 when C2VIN+ > C2VIN-C2OUT = 1 when C2VIN+ < C2VIN-If C2POL = 0 (non-inverted polarity): C2OUT = 1 when C2VIN+ > C2VIN-C2OUT = 0 when C2VIN+ < C2VIN-C2OE: Comparator C2 Output Enable bit bit 5 1 = C2OUT is present on C2OUT pin<sup>(1)</sup> 0 = C2OUT is internal only bit 4 C2POL: Comparator C2 Output Polarity Select bit 1 = C2OUT logic is inverted 0 = C2OUT logic is not inverted bit 3 C2SP: Comparator C2 Speed/Power Select bit 1 = C2 operates in normal power, higher speed mode 0 = C2 operates in low-power, low-speed mode bit 2 **C2R:** Comparator C2 Reference Select bits (non-inverting input) 1 = C2VIN+ connects to C2VREF 0 = C2VIN+ connects to C2IN+ pin bit 1-0 C2CH<1:0>: Comparator C2 Channel Select bits 00 = C12IN0- pin of C2 connects to C2VIN-01 = C12IN1- pin of C2 connects to C2VIN-10 = C12IN2- pin of C2 connects to C2VIN-11 = C12IN3- pin of C2 connects to C2VIN-Note 1: Comparator output requires the following three conditions: C2OE = 1, C2ON = 1 and corresponding port

### REGISTER 18-2: CM2CON: COMPARATOR 2 CONTROL REGISTER

© 2010 Microchip Technology Inc.

TRIS bit = 0.


### 查询PIC18F24K22供应商

### 18.7 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-5. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



### FIGURE 18-5: ANALOG INPUT MODEL

### 查询PIC18F24K22供应商

### 18.8 Additional Comparator Features

There are four additional comparator features:

- Simultaneous read of comparator outputs
- Internal reference selection
- · Hysteresis selection
- Output Synchronization

### 18.8.1 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1:	Obtaining the status of C1OUT or C2OUT
	by reading CM2CON1 does not affect the
	comparator interrupt mismatch registers.

### 18.8.2 INTERNAL REFERENCE SELECTION

There are two internal voltage references available to the non-inverting input of each comparator. One of these is the Fixed Voltage Reference (FVR) and the other is the variable Digital-to-Analog Converter (DAC). The CxRSEL bit of the CM2CON1 register determines which of these references is routed to the Comparator Voltage reference output (CxVREF). Further routing to the comparator is accomplished by the CxR bit of the CMxCON0 register. See **Section 21.0 "Fixed Voltage Reference (FVR)"** and Figure 18-2 for more detail.

### 18.8.3 COMPARATOR HYSTERESIS

Each Comparator has a selectable hysteresis feature. The hysteresis can be enabled by setting the CxHYS bit of the CM2CON1 register. See **Section 27.0 "Electrical Characteristics"** for more details.

### 18.8.4 SYNCHRONIZING COMPARATOR OUTPUT TO TIMER1

The Comparator Cx output can be synchronized with Timer1 by setting the CxSYNC bit of the CM2CON1 register. When enabled, the Cx output is latched on the falling edge of the Timer1 source clock. To prevent a race condition when gating Timer1 clock with the comparator output, Timer1 increments on the rising edge of its clock source, and the falling edge latches the comparator output. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 12-1) for more information.

- Note 1: The comparator synchronized output should not be used to gate the external Timer1 clock when the Timer1 synchronizer is enabled.
  - 2: The Timer1 prescale should be set to 1:1 when synchronizing the comparator output as unexpected results may occur with other prescale values.

## 查询PIC18F24K22供应商

### REGISTER 18-3: CM2CON1: COMPARATOR 1 AND 2 CONTROL REGISTER

DA	D 0			DAM 0	D/M/ O	DAMO			
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
MC1OUT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable	bit	-	mented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7		rror Copy of C							
bit 6	MC2OUT: Mi	rror Copy of C	2OUT bit						
bit 5	C1RSEL: Co	mparator C1 R	eference Seleo	ct bit					
	1 = FVR BUF1 routed to C1VREF input								
	0 = DAC rout	ed to C1VREF	input						
bit 4	C2RSEL: Co	mparator C2 R	eference Seleo	ct bit					
	1 = FVR BUF1 routed to C2VREF input								
	0 = DAC rout	ed to C2VREF	input						
bit 3	C1HYS: Comparator C1 Hysteresis Enable bit								
	1 = Comparator C1 hysteresis enabled								
	0 = Compar	ator C1 hyster	esis disabled						
bit 2	C2HYS: Comparator C2 Hysteresis Enable bit								
	1 = Comparator C2 hysteresis enabled								
	0 = Compar	ator C2 hyster	esis disabled						
bit 1	C1SYNC: C1 Output Synchronous Mode bit								
			zed to rising ed	dge of TMR1 c	lock (T1CLK)				
		ut is asynchro							
bit 0			ronous Mode b						
	<ul> <li>1 = C2 output is synchronized to rising edge of TMR1 clock (T1CLK)</li> <li>0 = C2 output is asynchronous</li> </ul>								
	0 = C2  outp	ut is asynchro	nous						

## 查询PIC18F24K22供应商

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—	ANSA5		ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	314
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH	310	
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH<1:0>		311
VREFCON1	DACEN	DACLPS	DACOE	_	DACPSS<1:0> — DACNSS			341	
VREFCON2	-	—				DACR<4:0>	>		342
VREFCON0	FVREN	FVRST	FVRS	<1:0>			338		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PMD2	_	—		_	CTMUMD	CMP2MD	CMP1MD	ADCMD	58
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154

### TABLE 18-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the Comparator Module.

查询PIC18F24K22供应商 NOTES:

### 查询PIC18F24K22供应商 **19.0 CHARGE TIME**

## MEASUREMENT UNIT (CTMU)

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The module includes the following key features:

- Up to 28<sup>(1)</sup> channels available for capacitive or time measurement input
- On-chip precision current source
- Four-edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges


### FIGURE 19-1: CTMU BLOCK DIAGRAM

- · Time measurement resolution of 1 nanosecond
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Accurate current source suitable for capacitive measurement

The CTMU works in conjunction with the A/D Converter to provide up to 28<sup>(1)</sup> channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to the C12IN1- input of Comparator 2. The level-sensitive input edge sources can be selected from four sources: two external input pins (CTED1/CTED2) or the ECCP1/ (E)CCP2 Special Event Triggers.

Figure 19-1 provides a block diagram of the CTMU.

**Note 1:** PIC18(L)F2XK22 devices have up to 17 channels available.



### 查询PIC18F24K22供应商 19.1 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed, and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D is then a measurement of the capacitance of the circuit. In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is then representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

### 19.1.1 THEORY OF OPERATION

The operation of the CTMU is based on the equation for charge:

$$C = I \cdot \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (*I*) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that:

$$I \cdot t = C \cdot V.$$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

 $t = (C \cdot V) / I$ 

or by:

$$C = (I \cdot t) / V$$

using a fixed time that the current source is applied to the circuit.

### 19.1.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in  $\pm 2\%$  increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '00' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Note that half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100000' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

### 19.1.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2) or ECCPx Special Event Triggers. The input channels are level-sensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2 and 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

### 19.1.4 EDGE STATUS

The CTMUCONL register also contains two Status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the Status bits become set immediately if the channel's configuration is changed and is the same as the channel's current state.

### 查询PIC18F24K22供应商

The module uses the edge Status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (but not both) of the Status bits is set, and shuts current off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both Status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge Status bits can also be set by software. This is also the user's application to manually enable or disable the current source. Setting either one (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

### 19.1.5 INTERRUPTS

The CTMU sets its interrupt flag (PIR3<2>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<2>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge Status bits and determine which edge occurred last and caused the interrupt.

### 19.2 CTMU Module Initialization

The following sequence is a general guideline used to initialize the CTMU module:

- 1. Select the current source range using the IRNG bits (CTMUICON<1:0>).
- 2. Adjust the current source trim using the ITRIM bits (CTMUICON<7:2>).
- 3. Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2 and 6:5>).
- 4. Configure the input polarities for the edge inputs using the EDG1POL and EDG2POL bits (CTMUCONL<4,7>). The default configuration is for negative edge polarity (high-to-low transitions).
- 5. Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>). By default, edge sequencing is disabled.
- 6. Select the operating mode (Measurement or Time Delay) with the TGEN bit. The default mode is Time/Capacitance Measurement.
- Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>); after waiting a sufficient time for the circuit to discharge, clear IDISSEN.
- 8. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>).
- 9. Enable the module by setting the CTMUEN bit.
- 10. Clear the Edge Status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>).
- 11. Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>).

Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module:

- Edge Source Generation: In addition to the external edge input pins, both Timer1 and the Output Compare/PWM1 module can be used as edge sources for the CTMU.
- Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels.
- Pulse Generation: When generating system clock independent output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference.

### 查询PIC18F24K22供应商 19.3 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of this type of application would include a capacitive touch switch, in which the touch circuit has a baseline capacitance, and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place: the current source needs calibration to set it to a precise current, and the circuit being measured needs calibration to measure and/or nullify all other capacitance other than that to be measured.

### 19.3.1 CURRENT SOURCE CALIBRATION


The current source on board the CTMU module has a range of  $\pm 60\%$  nominal for each of three current ranges. Therefore, for precise measurements, it is possible to measure and adjust this current source by placing a high precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 19-2. The current source measurement is performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue settling time delay.
- 5. Perform A/D conversion.
- 6. Calculate the current source current using I = V/RCAL, where RCAL is a high precision resistance and V is measured by performing an A/D conversion.

The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get an exact desired current. Alternatively, the nominal value without adjustment may be used; it may be stored by the software for use in all subsequent capacitive or time measurements.

To calculate the value for *RCAL*, the nominal current must be chosen, and then the resistance can be calculated. For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale, or 2.31V as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55  $\mu$ A, the resistor value needed is calculated as *RCAL* = 2.31V/0.55  $\mu$ A, for a value of 4.2 M $\Omega$ . Similarly, if the current source is chosen to be 5.5  $\mu$ A, *RCAL* would be 420,000 $\Omega$ , and 42,000 $\Omega$  if the current source is source is set to 55  $\mu$ A.

### FIGURE 19-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. Keep in mind that if an exact current is chosen, that is to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL may also be adjusted to allow for available resistor values. RCAL should be of the highest precision available, keeping in mind the amount of precision needed for the circuit that the CTMU will be used to measure. A recommended minimum would be 0.1% tolerance.

The following examples show one typical method for performing a CTMU current calibration. Example 19-1 demonstrates how to initialize the A/D Converter and the CTMU; this routine is typical for applications using both modules. Example 19-2 demonstrates one method for the actual calibration routine.

### 查询PIC18F24K22供应商 EXAMPLE 19-1: SETUP FOR CTMU CALIBRATION ROUTINES #include "p18cxxx.h"

```
/********
void setup(void)
{ //CTMUCONH/1 - CTMU Control registers
  CTMUCONH = 0x00; //make sure CTMU is disabled
  CTMUCONL = 0 \times 90;
  //CTMU continues to run when emulator is stopped, CTMU continues
  //to run in idle mode,Time Generation mode disabled, Edges are blocked
  //No edge sequence order, Analog current source not grounded, trigger
   //output disabled, Edge2 polarity = positive level, Edge2 source =
   //source 0, Edge1 polarity = positive level, Edge1 source = source 0,
   //CTMUICON - CTMU Current Control Register
   CTMUICON = 0x01; //0.55uA, Nominal - No Adjustment
//Setup AD converter;
TRISA=0x04;
                        //set channel 2 as an input
   // Configure AN2 as an analog channel
  ANSELAbits ANSA2=1:
  TRISAbits.TRISA2=1;
  // ADCON2
 ADCON2bits.ADFM=1; // Results format 1= Right justified
ADCON2bits.ACQT=1; // Acquition time 7 = 20TAD 2 = 4TAD 1=2TAD
ADCON2bits.ADCS=2; // Clock conversion bits 6= FOSC/64 2=FOSC/32
  // ADCON1
                    // Vref+ = AVdd
  ADCON1bits.PVCFG0 =0;
  ADCON1bits.NVCFG1 =0;
                         // Vref- = AVss
 // ADCON0
                        // Select ADC channel
  ADCON0bits.CHS=2;
  ADCON0bits.ADON=1; // Turn on ADC
}
```

### 查询PIC18F24K22供应商 EXAMPLE 19-2: CURRENT CALIBRATION ROUTINE

```
#include "p18cxxx.h"
#define COUNT 500
                                           //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define RCAL .027
                                           //R value is 4200000 (4.2M)
                                           //scaled so that result is in
                                           //1/100th of uA
#define ADSCALE 1023
                                           //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                           //Vdd connected to A/D Vr+
int main (void)
{
   int i;
   int j = 0;
                                          //index for loop
   unsigned int Vread = 0;
   double VTot = 0;
   float Vavg=0, Vcal=0, CTMUISrc = 0; //float values stored for calcs
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                          //Enable the CTMU
CTMUCONLbits.EDG1STAT = 0;
                                          // Set Edge status bits to zero
CTMUCONLbits.EDG2STAT = 0;
   for(j=0;j<10;j++)</pre>
   {
       CTMUCONHbits.IDISSEN = 1;
                                           //drain charge on the circuit
       DELAY;
                                           //wait 125us
       CTMUCONHbits.IDISSEN = 0;
                                           //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                           //Begin charging the circuit
                                           //using CTMU current source
       DELAY;
                                           //wait for 125us
       CTMUCONLbits.EDG1STAT = 0;
                                          //Stop charging circuit
       PIR1bits.ADIF = 0;
                                           //make sure A/D Int not set
       ADCON0bits.GO=1;
                                           //and begin A/D conv.
       while(!PIR1bits.ADIF);
                                           //Wait for A/D convert complete
       Vread = ADRES;
                                           //Get the value from the A/D
       PIR1bits.ADIF = 0;
                                           //Clear A/D Interrupt Flag
       VTot += Vread;
                                          //Add the reading to the total
   }
   Vavg = (float) (VTot/10.000);
                                           //Average of 10 readings
   Vcal = (float) (Vavg/ADSCALE*ADREF);
   CTMUISrc = Vcal/RCAL;
                                           //CTMUISrc is in 1/100ths of uA
```

### 查询PIC18F24K22供应商 19.3.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed. The measurement is then performed using the following steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

 $C_{\text{OFFSET}} = C_{\text{STRAY}} + C_{\text{AD}} = (I \cdot t) / V$ 

where *I* is known from the current source measurement step, *t* is a fixed delay and *V* is measured by performing an A/D conversion.

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known. CAD is approximately 4 pF.

An iterative process may need to be used to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting *COFFSET* to a theoretical value, then solving for t. For example, if *CSTRAY* is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD, or 2.31V, then t would be:

 $(4 \text{ pF} + 11 \text{ pF}) \cdot 2.31 \text{V}/0.55 \ \mu\text{A}$ 

or 63 µs.

See Example 19-3 for a typical routine for CTMU capacitance calibration.

### 查询PIC18F24K22供应商 EXAMPLE 19-3: CAPACITANCE CALIBRATION ROUTINE

```
#include "p18cxxx.h"
#define COUNT 25
                                            //@ 8MHz INTFRC = 62.5 us.
#define ETIME COUNT*2.5
                                            //time in uS
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define ADSCALE 1023
                                            //for unsigned conversion 10 sig
bits
#define ADREF 3.3
                                            //Vdd connected to A/D Vr+
#define RCAL .027
                                            //R value is 4200000 (4.2M)
                                            //scaled so that result is in
                                            //1/100th of uA
int main (void)
{
   int i;
   int j = 0;
                                            //index for loop
   unsigned int Vread = 0;
   float CTMUISrc, CTMUCap, Vavg, VTot, Vcal;
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                            //Enable the CTMU
                                            // Set Edge status bits to zero
CTMUCONLbits.EDG1STAT = 0;
CTMUCONLbits.EDG2STAT = 0;
    for(j=0;j<10;j++)</pre>
    {
       CTMUCONHbits.IDISSEN = 1;
                                           //drain charge on the circuit
                                            //wait 125us
       DELAY;
       CTMUCONHbits.IDISSEN = 0;
                                            //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                            //Begin charging the circuit
                                            //using CTMU current source
       DELAY;
                                            //wait for 125us
       CTMUCONLbits.EDG1STAT = 0;
                                           //Stop charging circuit
       PIR1bits.ADIF = 0;
                                           //make sure A/D Int not set
       ADCON0bits.GO=1;
                                            //and begin A/D conv.
       while(!PIR1bits.ADIF);
                                            //Wait for A/D convert complete
       Vread = ADRES;
                                           //Get the value from the A/D
       PIR1bits.ADIF = 0;
                                            //Clear A/D Interrupt Flag
       VTot += Vread;
                                            //Add the reading to the total
    }
   Vavg = (float) (VTot/10.000);
                                           //Average of 10 readings
   Vcal = (float) (Vavg/ADSCALE*ADREF);
    CTMUISrc = Vcal/RCAL;
                                            //CTMUISrc is in 1/100ths of uA
    CTMUCap = (CTMUISrc*ETIME/Vcal)/100;
```

#### 查询PIC18F24K22供应商

#### 19.4 Measuring Capacitance with the CTMU

There are two separate methods of measuring capacitance with the CTMU. The first is the absolute method, in which the actual capacitance value is desired. The second is the relative method, in which the actual capacitance is not needed, rather an indication of a change in capacitance is required.

#### 19.4.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 19.3 "Calibrating the CTMU Module"** should be followed. Capacitance measurements are then performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, *T*.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I \* T)/V, where *I* is known from the current source measurement step (see **Section 19.3.1 "Current Source Calibration"**), *T* is a fixed delay and *V* is measured by performing an A/D conversion.
- 8. Subtract the stray and A/D capacitance (*C*OFFSET from **Section 19.3.2** "**Capacitance Calibration**") from *CTOTAL* to determine the measured capacitance.

#### 19.4.2 RELATIVE CHARGE MEASUREMENT

An application may not require precise capacitance measurements. For example, when detecting a valid press of a capacitance-based switch, detecting a relative change of capacitance is of interest. In this type of application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter, etc. A larger voltage will be measured by the A/D Converter. When the switch is closed (or is touched), the total capacitance is larger due to the addition of the capacitance of the human body to the above listed capacitances, and a smaller voltage will be measured by the A/D Converter.

Detecting capacitance changes is easily accomplished with the CTMU using these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. Note that in this case, no calibration of the current source or circuit capacitance measurement is needed. See Example 19-4 for a sample software routine for a capacitive touch switch.

### 查询PIC18F24K22供应商

#### EXAMPLE 19-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include "p18cxxx.h"
#define COUNT 500
                                        //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                        //Un-pressed switch value
#define TRIP 300
                                        //Difference between pressed
                                        //and un-pressed switch
#define HYST 65
                                        //amount to change
                                        //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main (void)
{
   unsigned int Vread;
                                       //storage for reading
   unsigned int switchState;
   int i;
   //assume CTMU and A/D have been setup correctly
   //see Example 25-1 for CTMU & A/D setup
   setup();
   CTMUCONHbits.CTMUEN = 1;
                                       // Enable the CTMU
   CTMUCONLbits.EDG1STAT = 0;
                                       // Set Edge status bits to zero
   CTMUCONLbits.EDG2STAT = 0;
   CTMUCONHbits.IDISSEN = 1;
                                        //drain charge on the circuit
   DELAY;
                                        //wait 125us
   CTMUCONHbits.IDISSEN = 0;
                                        //end drain of circuit
   CTMUCONLbits.EDG1STAT = 1;
                                        //Begin charging the circuit
                                        //using CTMU current source
                                        //wait for 125us
   DELAY;
   CTMUCONLbits.EDG1STAT = 0;
                                        //Stop charging circuit
   PIR1bits.ADIF = 0;
                                        //make sure A/D Int not set
   ADCONObits.GO=1;
                                        //and begin A/D conv.
   while(!PIR1bits.ADIF);
                                        //Wait for A/D convert complete
   Vread = ADRES;
                                        //Get the value from the A/D
   if (Vread < OPENSW - TRIP)
   {
        switchState = PRESSED;
    }
   else if (Vread > OPENSW - TRIP + HYST)
   {
       switchState = UNPRESSED;
   }
}
```

#### 查询PIC18F24K22供应商


#### 19.5 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step by following these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) \* V, where *I* is calculated in the current calibration step (Section 19.3.1 "Current Source Calibration"), *C* is calculated in the capacitance calibration step (Section 19.3.2 "Capacitance Calibration") and *V* is measured by performing the A/D conversion.

It is assumed that the time measured is small enough that the capacitance, *C*OFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel; the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (4-5 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and this channel selected when making a time measurement.

### FIGURE 19-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



#### 查询PIC18F24K22供应商

#### 19.6 Creating a Delay with the CTMU Module

A unique feature on board the CTMU module is its ability to generate system clock independent output pulses based on an external capacitor value. This is accomplished using the internal comparator voltage reference module, Comparator 2 input pin and an external capacitor. The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit.


See Figure 19-4 for an example circuit. *C*PULSE is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by T = (CPULSE/I) \* V, where *I* is known from the current source measurement step (Section 19.3.1 "Current Source Calibration") and *V* is the internal reference voltage (CVREF).

An example use of this feature is for interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse width output on CTPLS will vary. The CTPLS output pin can be connected to an input capture pin and the varying pulse width is measured to determine the humidity in the application.

Follow these steps to use this feature:

- 1. Initialize Comparator 2.
- 2. Initialize the comparator voltage reference.
- 3. Initialize the CTMU and enable time delay generation by setting the TGEN bit.
- 4. Set EDG1STAT.
- 5. When CPULSE charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS.

### FIGURE 19-4: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



#### 19.7 Operation During Sleep/Idle Modes

### 19.7.1 SLEEP MODE AND DEEP SLEEP MODES

When the device enters any Sleep mode, the CTMU module current source is always disabled. If the CTMU is performing an operation that depends on the current source when Sleep mode is invoked, the operation may not terminate correctly. Capacitance and time measurements may return erroneous values.

#### 19.7.2 IDLE MODE

The behavior of the CTMU in Idle mode is determined by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL is cleared, the module will continue to operate in Idle mode. If CTMUSIDL is set, the module's current source is disabled when the device enters Idle mode. If the module is performing an operation when Idle mode is invoked, in this case, the results will be similar to those with Sleep mode.

### 19.8 CTMU Peripheral Module Disable (PMD)

When this peripheral is not used, the Peripheral Module Disable bit can be set to disconnect all clock sources to the module, reducing power consumption to an absolute minimum. See **Section 3.6** "**Selective Peripheral Module Control**".

#### 查询PIC18F24K22供应商 19.9 Effects of a Reset on CTMU

Upon Reset, all registers of the CTMU are cleared. This leaves the CTMU module disabled, its current source is turned off and all configuration options return to their default settings. The module needs to be re-initialized following any Reset.

If the CTMU is in the process of taking a measurement at the time of Reset, the measurement will be lost. A partial charge may exist on the circuit that was being measured, and should be properly discharged before the CTMU makes subsequent attempts to make a measurement. The circuit is discharged by setting and then clearing the IDISSEN bit (CTMUCONH<1>) while the A/D Converter is connected to the appropriate channel.

#### 19.10 Registers

There are three control registers for the CTMU:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 19-1 and Register 19-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 19-3) has bits for selecting the current source range and current source trim.

#### REGISTER 19-1: CTMUCONH: CTMU CONTROL REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0

Legend:										
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'						
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7	CTMUEN	I: CTMU Enable bit								
		ule is enabled ule is disabled								
bit 6	Unimple	mented: Read as '0'								
bit 5	CTMUSI	DL: Stop in Idle Mode bit								
		ontinue module operation whe								
bit 4	TGEN: T	TGEN: Time Generation Enable bit								
		bles edge delay generation bles edge delay generation								
bit 3	EDGEN:	Edge Enable bit								
	0	es are not blocked es are blocked								
bit 2	EDGSEC	EN: Edge Sequence Enable	bit							
		e 1 event must occur before E dge sequence is needed	Edge 2 event can occur							
bit 1	IDISSEN	: Analog Current Source Con	trol bit							
		og current source output is gr og current source output is no								
bit 0	1 = CTM	CTMU Special Event Trigger IU Special Event Trigger is er IU Special Event Trigger is dis	abled							

### 查询PIC18F24K22供应商 REGISTER 19-2: CTMUCONL: CTMU CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
EDG2POL	EDG2S	EL<1:0>	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	
pit 7							bit C	
Legend:								
R = Readable		W = Writable		•	nented bit, read			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN	
bit 7	EDG2POL: E	Edge 2 Polarity	Select bit					
		programmed for programmed for						
bit 6-5	EDG2SEL<1:0>: Edge 2 Source Select bits 11 = CTED1 pin 10 = CTED2 pin 01 = ECCP1 Special Event Trigger 00 = ECCP2 Special Event Trigger							
bit 4	1 = Edge 1 p	Edge 1 Polarity programmed for programmed for	a positive edg	•				
bit 3-2	11 = CTED1 10 = CTED2 01 = ECCP1		Trigger	S				
bit 1	1 = Edge 2 e	Edge 2 Status t event has occur event has not o	red					
bit 0	1 = Edge 1 e	Edge 1 Status b event has occur event has not o	red					

#### 查询PIC18F24K22供应商 REGISTER 19-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		ITRIM	<5:0>			IRNG	<1:0>
bit 7						·	bit (
Legend:							
Legend: R = Readable	bit	W = Writable b	bit	U = Unimpleme	nted bit, rea	d as '0'	

bit 7-2	ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110
	000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current
	100010 100001 = Maximum negative change from nominal current
bit 1-0	IRNG<1:0>: Current Source Range Select bits
	11 = 100 × Base current 10 = 10 × Base current

- 01 = Base current level (0.55 µA nominal)
- 00 = Current source disabled

#### TABLE 19-1: REGISTERS ASSOCIATED WITH CTMU MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
CTMUCONL	EDG2POL EDG2SEL<1:0> EDG1POL EDG1SEL<1:0>						EDG2STAT	EDG1STAT	330
CTMUICON			ITRI	M<5:0>			IRNG	i<1:0>	331
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD2	_	-	_	_	CTMUMD	CMP2MD	CMP1MD	ADCMD	58

- = unimplemented, read as '0'. Shaded bits are not used during CTMU operation. Legend:

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 20.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- Programmable input selection
- SR Latch output is available internally/externally
- Selectable Q and  $\overline{Q}$  output
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

#### 20.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be set or reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI Pin
- Programmable clock (DIVSRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 18.0 "Comparator Module" and Section 12.0 "Timer1/3/5 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source, DIVSRCLK, is available and it can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR Latch, respectively.

#### 20.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR Latch outputs may be directly output to I/O pins at the same time. Control is determined by the state of bits SRQEN and SRNQEN in the SRCON0 register.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.


#### 20.3 DIVSRCLK Clock Generation


The DIVSRCLK clock signal is generated from the peripheral clock which is pre-scaled by a value determined by the SRCLK<2:0> bits. See Figure 20-2 and Table for additional detail.


#### 20.4 Effects of a Reset

Upon any device Reset, the SR Latch is not initialized, and the SRQ and SRNQ outputs are unknown. The user's firmware is responsible to initialize the latch output before enabling it to the output pins.

查询PIC18F24K22供应商 FIGURE 20-1: DIVSRCLK BLOCK DIAGRAM







### 查询PIC18F24K22供应商

SRCLK<2:0>	Divider	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 8 MHz	Fosc = 4 MHz	Fosc = 1 MHz			
111	512	25.6 μs	32 μs	64 μs	128 μs	512 μs			
110	256	12.8 μs	16 μs	32 μs	64 μs	256 μs			
101	128	6.4 μs	8 μs	16 μs	32 μs	128 μs			
100	64	3.2 μs	4 μs	8 μs	16 μs	64 μs			
011	32	1.6 μs	2 μs	4 μs	8 μs	32 μs			
010	16	0.8 μs	1 μs	2 μs	4 μs	16 μs			
001	8	0.4 μs	0.5 μs	1 μs	2 μs	8 μs			
000	4	0.2 μs	0.25 μs	0.5 μs	1 μs	4 μs			

#### TABLE 20-1: DIVSRCLK FREQUENCY TABLE

#### REGISTER 20-1: SRCON0: SR LATCH CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	(1)
bit 7	SRLEN: SR Latch Enable bit <sup>(1)</sup>
	1 = SR latch is enabled
	0 = SR latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider Bits
	000 = Generates a 2 Tosc wide pulse on DIVSRCLK every 4 peripheral clock cycles
	001 = Generates a 2 Tosc wide pulse on DIVSRCLK every 8 peripheral clock cycles
	010 = Generates a 2 Tosc wide pulse on DIVSRCLK every 16 peripheral clock cycles
	<ul> <li>011 = Generates a 2 Tosc wide pulse on DIVSRCLK every 32 peripheral clock cycles</li> <li>100 = Generates a 2 Tosc wide pulse on DIVSRCLK every 64 peripheral clock cycles</li> </ul>
	101 = Generates a 2 Tosc wide pulse on DIVSRCLK every 128 peripheral clock cycles
	110 = Generates a 2 Tosc wide pulse on DIVSRCLK every 256 peripheral clock cycles
	111 = Generates a 2 Tosc wide pulse on DIVSRCLK every 512 peripheral clock cycles
bit 3	SRQEN: SR Latch Q Output Enable bit
	1 = Q is present on the SRQ pin
	0 = Q is internal only
bit 2	SRNQEN: SR Latch Q Output Enable bit
	$1 = \overline{\mathbf{Q}}$ is present on the SRNQ pin
	$0 = \overline{Q}$ is internal only
bit 1	<b>SRPS</b> : Pulse Set Input of the SR Latch bit <sup>(2)</sup>
	1 = Pulse set input for 2 Tosc clock cycles
	0 = No effect on set input
bit 0	<b>SRPR:</b> Pulse Reset Input of the SR Latch bit <sup>(2)</sup>
	1 = Pulse reset input for 2 Tosc clock cycles
	0 = No effect on Reset input
Note 1:	Changing the SRCLK bits while the SR latch is enabled may cause false triggers to the set and Reset inputs of the latch.
2:	Set only, always reads back '0'.

### 查询PIC18F24K22供应商

#### REGISTER 20-2: SRCON1: SR LATCH CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E			
bit 7							bit C			
Legend:	- <b>L</b> : L		L- :4			O Ole such la	<b>.</b>			
R = Readable		W = Writable		U = Unimplemented		C = Clearable only bit				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown			
bit 7	SRSPE: SR I	_atch Periphera	al Set Enable b	pit						
		tatus sets SR								
		tatus has no e		tch						
bit 6	SRSCKE: SF	R Latch Set Clo	ck Enable bit							
		of SR latch is								
		of SR latch is	•	n DIVSRCLK						
bit 5	SRSC2E: SR Latch C2 Set Enable bit									
	<ul> <li>1 = C2 Comparator output sets SR Latch</li> <li>0 = C2 Comparator output has no effect on SR Latch</li> </ul>									
bit 4		R Latch C1 Set Enable bit								
		mparator output sets SR Latch								
		parator output l		n SR Latch						
bit 3	SRRPE: SR I	R Latch Peripheral Reset Enable bit								
	1 = SRI pin resets SR Latch									
	•	as no effect or								
bit 2		SRRCKE: SR Latch Reset Clock Enable bit								
		out of SR latch			ć					
bit 1		Reset input of SR latch is not pulsed with DIVSRCLK <b>RC2E:</b> SR Latch C2 Reset Enable bit								
		barator output		h						
		parator output l								
bit 0		Latch C1 Res								
	1 = C1 Comp	parator output	esets SR Latc	h						
		•	nas no effect o							

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
SRCON0	SRLEN	S	SRCLK<2:0>			SRNQEN	SRPS	SRPR	335
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	336
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	155

#### TABLE 20-2: REGISTERS ASSOCIATED WITH THE SR LATCH

Legend: Shaded bits are not used with this module.

#### 查询PIC18F24K22供应商 21.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the VREFCON0 register.

#### 21.1 Independent Gain Amplifiers


The output of the FVR supplied to the ADC, Comparators and DAC is routed through an independent programmable gain amplifier. The amplifier can be configured to amplify the 1.024V reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The FVRS<1:0> bits of the VREFCON0 register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and Comparator modules. When the ADC module is configured to use the FVR output, (FVR BUF2) the reference is buffered through an additional unity gain amplifier. This buffer is disabled if the ADC is not configured to use the FVR.

For specific use of the FVR, refer to the specific module sections: Section 17.0 "Analog-to-Digital Converter (ADC) Module", Section 22.0 "Digital-to-Analog Converter (DAC) Module" and Section 18.0 "Comparator Module".

#### 21.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRST bit of the VREFCON0 register will be set. See **Section 27.0 "Electrical Characteristics"** for the minimum delay requirement.



#### 查询PIC18F24K22供应商

R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0
FVREN	FVRST	FVRS	<1:0>	_	_	_	—
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 6	0 = Fixed Vo 1 = Fixed Vo	ed Voltage Refe oltage Referenc oltage Referenc d Voltage Refer	e is disabled e is enabled				
	0 = Fixed Vo	oltage Referenc	e output is no	ot ready or not e	enabled		
bit 5-4	FVRS<1:0>: 00 = Fixed V 01 = Fixed V 10 = Fixed V	Fixed Voltage I oltage Reference oltage Reference oltage Reference oltage Reference	Reference Se ce Peripheral ce Peripheral ce Peripheral	election bits output is off output is 1x (1. output is 2x (2.	048V) <sup>(1)</sup>		

bit 1-0 Unimplemented: Read as '0'.

Note 1: Fixed Voltage Reference output cannot exceed VDD.

#### TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS	<1:0>	—			—	338

Legend: --- = unimplemented locations, read as '0'. Shaded bits are not used by the FVR module.

#### 查询PIC18F24K22供应商

#### 22.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the VREFCON1 register.

#### 22.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the VREFCON2 register.

The DAC output voltage is determined by the following equations:

#### EQUATION 22-1: DAC OUTPUT VOLTAGE

VOUT = 
$$\left( (VSRC+ - VSRC-) \times \frac{DACR < 4:0>}{2^5} \right) + VSRC-$$
  
VSRC+ = VDD, VREF+ or FVR1  
VSRC- = VSS or VREF-

#### 22.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 27.0** "**Electrical Characteristics**".

#### 22.3 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled. The negative voltage source is disabled by setting the DACLPS bit in the VREFCON1 register. Clearing the DACLPS bit in the VREFCON1 register disables the positive voltage source.

#### 22.4 Output Clamped to Positive Voltage Source

The DAC output voltage can be set to VSRC+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the VREFCON1 register.
- Setting the DACLPS bit in the VREFCON1 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACRx bits to '11111' in the VREFCON2 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 22.6 "DAC Voltage Reference Output"** for more information.

#### 22.5 Output Clamped to Negative Voltage Source

The DAC output voltage can be set to VsRc- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the VREFCON1 register.
- Clearing the DACLPS bit in the VREFCON1 register.
- Configuring the DACPSS bits to the proper negative source.
- Configuring the DACRx bits to '00000' in the VREFCON2 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

#### 22.6 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the VREFCON1 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 22-2 shows an example buffering technique.

#### 查询PIC18F24K22供应商

FIGURE 22-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





FIGURE 22-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



#### <u>查询PIC18F24K22供应商</u> 22.7 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the VREFCON1 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 22.8 Effects of a Reset

A device Reset affects the following:

- DAC is disabled
- DAC output voltage is removed from the DACOUT pin
- The DAC1R<4:0> range select bits are cleared

#### REGISTER 22-1: VREFCON1: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0
DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	—	DACNSS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	DACEN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled
bit 6	<b>DACLPS:</b> DAC Low-Power Voltage Source Select bit 1 = DAC Positive reference source selected
	0 = DAC Negative reference source selected
bit 5	<ul> <li>DACOE: DAC Voltage Output Enable bit</li> <li>1 = DAC voltage level is also an output on the DACOUT pin</li> <li>0 = DAC voltage level is disconnected from the DACOUT pin</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3-2	DACPSS<1:0>: DAC Positive Source Select bits 00 = VDD 01 = VREF+ 10 = FVR BUF1 output
	11 = Reserved, do not use
bit 1	Unimplemented: Read as '0'
bit 0	DACNSS: DAC Negative Source Select bits 1 = VREF- 0 = VSS

### 查询PIC18F24K22供应商

#### REGISTER 22-2: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	-			DACR<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits VOUT = ((VSRC+) - (VSRC-))\*(DACR<4:0>/(2<sup>5</sup>)) + VSRC-

#### TABLE 22-1: REGISTERS ASSOCIATED WITH DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS<1:0>		_	_	_	_	338
VREFCON1	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	341
VREFCON2	_		_			DACR<4:0>			342

**Legend:** — = Unimplemented locations, read as '0'. Shaded bits are not used by the DAC module.

#### 查询PIC18F24K22供应商 **23.0 HIGH/LOW-VOLTAGE DETECT** (HLVD)

The PIC18(L)F2X/4XK22 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. The High/Low-Voltage Detect Control register (Register 23-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 23-1.

#### REGISTER 23-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	BGVST	IRVST	HLVDEN		HLVD	L<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
h:+ 7		altere Directio	n Magnituda C				
bit 7		oltage Directio	0				
			<b>v</b> 1	exceeds trip po falls below trip	<b>`</b>	,	
bit 6			•	able Status Fla		,	
		and gap voltag					
	0 = Internal b	and gap voltag	je reference is	not stable			
bit 5	IRVST: Intern	al Reference \	/oltage Stable	Flag bit			
			•	•		at the specified	• •
				will not generation will not be enabled		t flag at the sp	ecified voltage
bit 4	HLVDEN: Hig	gh/Low-Voltage	Detect Power	r Enable bit			
	1 = HLVD en						
	0 = HLVD dis			(4)			
bit 3-0		: Voltage Dete					
			ut is used (inpu	ut comes from t	the HLVDIN pir	ו)	
	1110 <b>= Maxi</b> r	num setting					
	•						
		um sotting					
Note de Ore	0000 = Minin	0					
Note 1: See	e Table 27-4 for	specifications	•				

#### 查询PIC18F24K22供应商

The module is enabled by setting the HLVDEN bit (HLVDCON<4>). Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit (HLVDCON<5>) is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit (HLVDCON<7>) determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

#### 23.1 Operation


When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users the flexibility of configuring the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





#### 查询PIC18F24K22供应商 23.2 HLVD Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits.
- 2. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE/GIEH bits (PIE2<2> and INTCON<7>, respectively).

An interrupt will not be generated until the IRVST bit is set.

**Note:** Before changing any module settings (VDIRMAG, HLVDL<3:0>), first disable the module (HLVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.

#### 23.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in **Section 27.0** "**Electrical Characteristics**". Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled.

#### 23.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in **Section 27.0 "Electrical Characteristics"**, may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed.


The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 23-2 or Figure 23-3).





#### 查询PIC18F24K22供应商


FIGURE 23-3: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1)



#### 23.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 23-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



### 查询PIC18F24K22供应商

#### 23.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

#### 23.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDI	_<3:0>		343
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154

#### TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented locations, read as '0'. Shaded bits are unused by the HLVD module.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 24.0 SPECIAL FEATURES OF THE CPU

PIC18(L)F2X/4XK22 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Code Protection
- ID Locations
- In-Circuit Serial Programming<sup>™</sup>

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 2.0 "Oscillator Module (With Fail-Safe Clock Monitor)".

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18(L)F2X/4XK22 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

#### 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

### 查询PIC18F24K22供应商

#### **TABLE 24-1:** CONFIGURATION BITS AND DEVICE IDs

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa Unprogr Val	ammed
300000h	CONFIG1L	—	_	—	_	—	—	_	_	0000	0000
300001h	CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>		0010	0101
300002h	CONFIG2L	_	—	_	BOR	BORV<1:0> BOREN<1:0> PWRTEN				0001	1111
300003h	CONFIG2H	_	_		WDPS<3:0> WDTEN<1:0>				0011	1111	
300004h	CONFIG3L	_	_	_	_	_	_	_	_	0000	0000
300005h	CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	1011	1111
300006h	CONFIG4L	DEBUG	XINST	_	_	_	LVP <sup>(1)</sup>	_	STRVEN	1000	0101
300007h	CONFIG4H	_		_	_	_	_	_	_	1111	1111
300008h	CONFIG5L	_		_	_	CP3 <sup>(2)</sup>	CP2 <sup>(2)</sup>	CP1	CP0	0000	1111
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	_	1100	0000
30000Ah	CONFIG6L	_		_	_	WRT3 <sup>(2)</sup>	WRT2 <sup>(2)</sup>	WRT1	WRT0	0000	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC <sup>(3)</sup>	_	_	_	_	_	1110	0000
30000Ch	CONFIG7L	—	—	—	_	EBTR3 <sup>(2)</sup>	EBTR2 <sup>(2)</sup>	EBTR1	EBTR0	0000	1111
30000Dh	CONFIG7H	_	EBTRB	—	_	—	—	_	_	0100	0000
3FFFFEh	DEVID1 <sup>(4)</sup>		DEV<2:0	> REV<4:0>						dddd	dddd
3FFFFFh	DEVID2 <sup>(4)</sup>				DEV<1	0:3>				0101	dddd

Legend:

- = unimplemented, q = value depends on condition. Shaded bits are unimplemented, read as '0'. Note 1: Can only be changed when in high voltage programming mode.

2: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

3: In user mode, this bit is read-only and cannot be self-programmed.

4: See Register 24-12 and Register 24-13 for DEVID values. DEVID registers are read-only and cannot be programmed by the user.

### 查询PIC18F24K22供应商

#### REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH

R/P-0	R/P-0	R/P-1	R/P-0	R/P-0	R/P-1	R/P-0	R/P-1
IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>	
bit 7		•	•				bit C
Legend:							
R = Readal	ole bit	P = Programn	nable bit	U = Unimpler	nented bit, read	1 as '0'	
	when device is ur	•		x = Bit is unki			
bit 7		rnal/External O		nover bit			
		r Switchover mo r Switchover mo					
bit 6		ail-Safe Clock I		e bit			
		Clock Monitor					
6.4. <b>F</b>		Clock Monitor					
bit 5		Primary Clock I Clock is always					
		Clock can be di		ware			
bit 4		v PLL Enable bi	-				
		always enabled is under softwa					
bit 3-0		Oscillator Sele			L~0~)		
		rnal RC oscillat		unction on RA6	5		
		rnal RC oscillat			5		
		oscillator <b>(low p</b> oscillator, CLKC			ower. <500 kH	lz)	
	1011 = EC o	oscillator (medi	um power, 50	0 kHz-16 MHz	)	-	
		oscillator, CLKC				) kHz-16 MHz)	
		nal oscillator bl		TUNCTION ON OS	002		
		rnal RC oscillat					
		ernal RC oscillat oscillator <b>(high</b>			C2		
		oscillator, CLKC			power, >16 Mł	łz)	
		oscillator (medi					
	0010= HS 0 0001= XT 0	oscillator (high	power, >16 M	HZ)			
	0000= LP c						
Note 1:	When FOSC<3:0	> is configured	for HS, XT, or	LP oscillator ar	nd FCMEN bit i	s set, then the I	ESO bit

# Note 1: When FOSC<3:0> is configured for HS, XT, or LP oscillator and FCMEN bit is set, then the IESO bit should also be set to prevent a false failed clock indication and to enable automatic clock switch over from the internal oscillator block to the external oscillator when the OST times out.

### 查询PIC18F24K22供应商

#### REGISTER 24-2: **CONFIG2L: CONFIGURATION REGISTER 2 LOW**

_					R/P-1	R/P-1	R/P-1
		_	BORV	<1:0> <sup>(1)</sup>	BOREN	<1:0> <sup>(2)</sup>	PWRTEN <sup>(2)</sup>
bit 7							bit 0
Legend:							
R = Readable I	bit	P = Programmable	bit	U = Unimpleme	nted bit, read as '	0'	
-n = Value whe	en device is unprogra	ammed		x = Bit is unkno	wn		
bit 7-5	Unimplemented	d: Read as '0'					
bit 4-3	11 = VBOR set to 10 = VBOR set to 01 = VBOR set to 00 = VBOR set to	2.2V nominal 2.5V nominal					
bit 2-1	11 = Brown-our 10 = Brown-our (SBOREN 01 = Brown-our	Brown-out Reset En t Reset enabled in h t Reset enabled in h I is disabled) t Reset enabled and t Reset disabled in I	nardware only nardware only d controlled b	v and disabled in S y software (SBOR	Sleep mode		
bit 0	<b>PWRTEN:</b> Powe 1 = PWRT disab 0 = PWRT enab		bit <sup>(2)</sup>				
	ee Section 27.1 "De ne Power-up Timer i			• • • • •	•		

The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

#### 查询PIC18F24K22供应商

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	_		WDTF	PS<3:0>		WDTEN	N<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	P = Programma	ble bit	U = Unimpleme	nted bit, read as	0'	
-n = Value wł	hen device is unprogr	ammed		x = Bit is unkno	wn		
bit 7-6	Unimplemente	d: Read as '0'					
bit 5-2	WDTPS<3:0>: \ 1111 = 1:32,76i 1110 = 1:16,38 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128		Postscale Selec	t bits			
	0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1						
bit 1-0	11 = WDT enab 10 = WDT contr 01 = WDT enab	Watchdog Timer led in hardware; rolled by the SWI bled when device bled in hardware;	SWDTEN bit dis DTEN bit is active, disable	ed when device is	in Sleep; SWDTI	EN bit disabled	

#### ~ ~ ~

### 查询PIC18F24K22供应商

#### REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH

R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLR	= —	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX
bit 7							bit (
Legend:							
R = Reada		P = Program	nable bit		nented bit, read	d as '0'	
-n = Value	when device is ur	programmed		x = Bit is unki	nown		
bit 7	MCLRE: MC	LR Pin Enable	bit				
		n enabled; RE3		bled			
	0 = RE3 inpu	ut pin enabled; I	MCLR disabled	t			
bit 6	Unimplemer	nted: Read as '	0'				
bit 5	<b>P2BMX:</b> P2E	3 Input MUX bit					
	1 = P2B is or P2B is o						
	0 = P2B is oi						
bit 4		er3 Clock Input	MUX bit				
	1 = T3CKI is	•					
	0 = T3CKI is	on RB5					
bit 3		INTOSC Fast	•				
		SC starts clocki				to stabilize	
bit 2	<b>CCP3MX</b> : C	em clock is held			able		
DIL Z		put/output is mu	ultiplexed with	RB5			
		put/output is mu					
		out/output is mu					
bit 1	PBADEN: P	ORTB A/D Ena	ble bit				
		<5:0> resets to					
		<5:0> resets to	0, PORTB<4:	0> pins are cor	figured as digi	tal I/O on Rese	et
bit 0	CCP2MX: C			504			
		put/output is mu put/output is mu					
Note 1:	PIC18(L)F2XK22	•					
	. ,	devices only.					

#### 查询PIC18F24K22供应商

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1		
DEBUG <sup>(2)</sup>	XINST	_	—	_	LVP <sup>(1)</sup>	—	STVREN		
bit 7			•				bit 0		
Legend:									
R = Readable	bit	P = Programma	able bit	U = Unimpleme	ented bit, read as	'0'			
-n = Value whe	en device is unprog	grammed		x = Bit is unkno	own				
bit 7	DEBUG: Backg								
	1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins								
	0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug								
bit 6	XINST: Extended Instruction Set Enable bit								
	1 = Instruction set extension and Indexed Addressing mode enabled								
	0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)								
bit 5-3	Unimplemente	ed: Read as '0'							
bit 2	0	/P: Single-Supply ICSP Enable bit							
	1 = Single-Supply ICSP enabled								
	0 1	ply ICSP disable	a						
bit 1	Unimplemente	ed: Read as '0'							
bit 0	STVREN: Stac								
	1 = Stack full/u								
	0 = Stack full/u	nderflow will not	cause Reset						

**Note 1:** Can only be changed by a programmer in high-voltage programming mode.

**REGISTER 24-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW** 

2: The DEBUG bit is managed automatically by device development tools including debuggers and programmers. For normal device operations, this bit should be maintained as a '1'.

#### REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0
bit 7							bit 0

#### Legend:

R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	CP3: Code Protection bit <sup>(1)</sup>
	1 = Block 3 not code-protected
	0 = Block 3 code-protected
bit 2	CP2: Code Protection bit <sup>(1)</sup>
	1 = Block 2 not code-protected
	0 = Block 2 code-protected
bit 1	CP1: Code Protection bit
	1 = Block 1 not code-protected
	0 = Block 1 code-protected
bit 0	CP0: Code Protection bit
	1 = Block 0 not code-protected
	0 = Block 0 code-protected

**Note 1:** Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

### 查询PIC18F24K22供应商

#### REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—	—	—
bit 7			•				bit 0
Legend:							

Legena.	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM not code-protected
	0 = Data EEPROM code-protected
bit 6	CPB: Boot Block Code Protection bit
	1 = Boot Block not code-protected
	0 = Boot Block code-protected
bit 5-0	Unimplemented: Read as '0'

#### REGISTER 24-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	WRT3: Write Protection bit <sup>(1)</sup>
	<ul><li>1 = Block 3 not write-protected</li><li>0 = Block 3 write-protected</li></ul>
bit 2	WRT2: Write Protection bit <sup>(1)</sup>
	1 = Block 2 not write-protected
	0 = Block 2 write-protected
bit 1	WRT1: Write Protection bit
	1 = Block 1 not write-protected
	0 = Block 1 write-protected
bit 0	WRT0: Write Protection bit
	1 = Block 0 not write-protected
	0 = Block 0 write-protected

**Note 1:** Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

#### 查询PIC18F24K22供应商

#### REGISTER 24-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0	
WRTD	WRTB	WRTC <sup>(1)</sup>	_		—	_	_	
bit 7							bit 0	
Legend:								
R = Readable bit				U = Unimplemented bit, read as '0'				
-n = Value whe	en device is un	programmed		C = Clearable only bit				
bit 7	1 = Data EEF	EEPROM Write PROM not write PROM write-pro	protected	it				
bit 6	6 WRTB: Boot Block Write Protection bit 1 = Boot Block not write-protected 0 = Boot Block write-protected							

- bit 5 WRTC: Configuration Register Write Protection bit<sup>(1)</sup>
  - 1 = Configuration registers not write-protected
  - 0 = Configuration registers write-protected
- bit 4-0 Unimplemented: Read as '0'

**Note 1:** This bit is read-only in normal execution mode; it can be written only in Program mode.

#### REGISTER 24-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	EBTR3: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 3 not protected from table reads executed in other blocks</li> <li>0 = Block 3 protected from table reads executed in other blocks</li> </ul>
bit 2	EBTR2: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 2 not protected from table reads executed in other blocks</li> <li>0 = Block 2 protected from table reads executed in other blocks</li> </ul>
bit 1	EBTR1: Table Read Protection bit
	<ul> <li>1 = Block 1 not protected from table reads executed in other blocks</li> <li>0 = Block 1 protected from table reads executed in other blocks</li> </ul>
bit 0	EBTR0: Table Read Protection bit
	<ul> <li>1 = Block 0 not protected from table reads executed in other blocks</li> <li>0 = Block 0 protected from table reads executed in other blocks</li> </ul>
Note 1:	Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

#### 查询PIC18F24K22供应商

#### REGISTER 24-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0	
_	EBTRB	—	_	—	—	—	_	
bit 7	·						bit 0	
Legend:								
R = Readabl	e bit			U = Unimpler	nented bit, read	1 as '0'		
-n = Value when device is unprogrammed				C = Clearable only bit				
bit 7	Unimplemented: Read as '0'							
1.1.0								

bit 6	EBTRB: Boot Block Table Read Protection bit
	1 = Boot Block not protected from table reads executed in other blocks
	0 = Boot Block protected from table reads executed in other blocks
bit 5-0	Unimplemented: Read as '0'

#### REGISTER 24-12: DEVID1: DEVICE ID REGISTER 1

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

- bit 7-5DEV<2:0>: Device ID bits<br/>These bits, together with DEV<10:3> in DEVID2, determine the device ID.<br/>See Table 24-2 for complete Device ID list.bit 4-0REV<4:0>: Revision ID bits
  - These bits indicate the device revision.

#### REGISTER 24-13: DEVID2: DEVICE ID REGISTER 2

R	R	R	R	R	R	R	R	
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	
bit 7							bit 0	
Legend:								
R = Readable bit				U = Unimplemented bit, read as '0'				
-n = Value when device is unprogrammed				C = Clearable	e only bit			

bit 7-0 **DEV<10:3>:** Device ID bits

These bits, together with DEV<2:0> in DEVID1, determine the device ID. See Table 24-2 for complete Device ID list.

### 查询PIC18F24K22供应商

TABLE 24-2: [	EVICE ID TABLE FOR THE PIC18(L)F2X/4XK22 FAMILY
---------------	---

DEV<10:3>	DEV<2:0>	Part Number
	000	PIC18F46K22
0101 0100	001	PIC18LF46K22
0101 0100	010	PIC18F26K22
Ī	011	PIC18LF26K22
	000	PIC18F45K22
0101 0101	001	PIC18LF45K22
0101 0101	010	PIC18F25K22
Ī	011	PIC18LF25K22
	000	PIC18F44K22
0101 0110	001	PIC18LF44K22
0101 0110	010	PIC18F24K22
Γ	011	PIC18LF24K22
	000	PIC18F43K22
0101 0111	001	PIC18LF43K22
0101 0111	010	PIC18F23K22
Ī	011	PIC18LF23K22


#### 查询PIC18F24K22供应商 24.2 Watchdog Timer (WDT)

For PIC18(L)F2X/4XK22 devices, the WDT is driven by the LFINTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LFINTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits of the OSCCON register are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - Changing the setting of the IRCF bits of the OSCCON register clears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

#### FIGURE 24-1: WDT BLOCK DIAGRAM



#### 查询PIC18F24K22供应商 24.2.1 CONTROL REGISTER

Register 24-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

#### REGISTER 24-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—		_	SWDTEN <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer bit<sup>(1)</sup> 1 = WDT is turned on

0 = WDT is turned off (Reset value)

**Note 1:** This bit has no effect if the Configuration bit, WDTEN, is enabled.

#### TABLE 24-3: REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	60
WDTCON	_	_		_		_	_	SWDTEN	361

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the Watchdog Timer.

#### TABLE 24-4: CONFIGURATION REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CONFIG2H				WDPS	\$<3:0>		WDTE	N<1:0>	353

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the Watchdog Timer.

#### 查询PIC18F24K22供应商

#### 24.3 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other  $PIC^{\textcircled{R}}$  microcontroller devices.

The user program memory is divided into three or five blocks, depending on the device. One of these is a Boot Block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table .

#### FIGURE 24-2: CODE-PROTECTED PROGRAM MEMORY FOR PIC18(L)F2X/4XK22

	MEMORY S	IZE/DEVICE		Block Code Protection
8 Kbytes	16 Kbytes	32 Kbytes	64 Kbytes	Controlled By:
(PIC18(L)FX3K22)	(PIC18(L)FX4K22)	(PIC18(L)FX5K22)	(PIC18(L)FX6K22)	
Boot Block	Boot Block	Boot Block	Boot Block	CPB, WRTB, EBTRB
(000h-1FFh)	(000h-7FFh)	(000h-7FFh)	(000h-7FFh)	
Block 0	Block 0	Block 0	Block 0	CP0, WRT0, EBTR0
(200h-FFFh)	(800h-1FFFh)	(800h-1FFFh)	(800h-3FFFh)	
Block 1	Block 1	Block 1	Block 1	CP1, WRT1, EBTR1
(1000h-1FFFh)	(2000h-3FFFh)	(2000h-3FFFh)	(4000h-7FFFh)	
		Block 2 (4000h-5FFFh)	Block 2 (8000h-BFFFh)	CP2, WRT2, EBTR2
		Block 3 (6000h-7FFFh)	Block 3 (C000h-FFFFh)	CP3, WRT3, EBTR3
Unimplemented Read '0's (2000h-1FFFFFh)	Unimplemented Read '0's (4000h-1FFFFFh)	Unimplemented Read '0's (8000h-1FFFFFh)	Unimplemented Read '0's (10000h-1FFFFFh)	(Unimplemented Memory Space)

#### TABLE 24-5: CONFIGURATION REGISTERS ASSOCIATED WITH CODE PROTECTION

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		_			CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_		_	_	_	_
30000Ah	CONFIG6L	_	—	—		WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC <sup>(2)</sup>		_	—	_	_
30000Ch	CONFIG7L	—	—	_	_	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_		—	—	_	_

Legend: Shaded bits are unimplemented.

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

**2:** In user mode, this bit is read-only and cannot be self-programmed.

#### 查询PIC18F24K22供应商 24.3.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit cleared to '0', a table READ instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-3 through 24-5 illustrate table write and table read protection.


Note:	Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code pro- tection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP™ or an external
	programmer.

#### FIGURE 24-3: TABLE WRITE (WRTn) DISALLOWED


Register Values	Program Memory	Configuration Bit Settings
	000000h 0007FFh 000800h	WRTB, EBTRB = 11
TBLPTR = 0008FFh		WRT0, EBTR0 = 01
PC = 001FFEh	Твімі. 001FFFh 002000h	
	003FFFh 004000h	WRT1, EBTR1 = 11
PC = 005FFEh	2 TBLWT* 005FFFh 006000h	WRT2, EBTR2 = 11
		WRT3, EBTR3 = 11
Results: All table writes disable	ed to Blockn whenever WRTn = 0.	

#### 查询PIC18F24K22供应商

FIGURE 24-4: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED



#### FIGURE 24-5: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



#### 查询PIC18F24K22供应商 24.3.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

#### 24.3.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

#### 24.4 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

#### 24.5 In-Circuit Serial Programming

PIC18(L)F2X/4XK22 devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

#### 24.6 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-6 shows which resources are required by the background debugger.

#### TABLE 24-6: DEBUGGER RESOURCES

I/O pins: RB6, RB7

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to the following pins:

- MCLR/Vpp/RE3
- Vdd
- Vss
- RB7
- RB6

This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

#### 24.7 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin. See *"PIC18(L)F2XK22/4XK22 Flash Memory Programming"* (DS41398) for more details about low voltage programming.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
  - 2: By default, Single-Supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
  - 3: While in Low-Voltage ICSP mode, MCLR is always enabled, regardless of the MCLRE bit, and the RE3 pin can no longer be used as a general purpose input.

The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 25.0 INSTRUCTION SET SUMMARY

PIC18(L)F2X/4XK22 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

#### 25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous  $PIC^{\textcircled{B}}$  MCU instruction sets, while maintaining an easy migration from these  $PIC^{\textcircled{B}}$  MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>).

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

### 查询PIC18F24K22供应商

#### TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (000 to FFh) or 2-bit FSR designator (0h to 3h).
f <sub>s</sub>	12-bit Register file address (000h to FFFh). This is the source address.
f <sub>d</sub>	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*-	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
11	CALL/BRANCH and RETURN instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
zd	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
$\rightarrow$	Assigned to.
< >	Register bit field.
E	In the set of.

Byte-oriented file register operations	Example Instruction
<u>15 10 9 8 7 0</u>	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
<ul> <li>d = 0 for result destination to be WREG register</li> <li>d = 1 for result destination to be file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
<u>15 12 11 9 8 7 0</u>	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
1111 n<19:8> (literal)	
n = 20-bit immediate value	
<u>15 8 7 0</u>	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal) S = Fast bit	
S - I ast bit	
<u>15 11 10 0</u>	
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0	

### 查询PIC18F24K22供应商

#### TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET

Mnemo	onic,	<b>.</b>		16-	Bit Instr	uction W	ord	Status	
Opera	,	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	ENTED (	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

#### 查询PIC18F24K22供应商

#### TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Mnemo	onic,	Description		16-	Bit Instr	uction W	/ord	Status	Net
Opera	nds	Description	Cycles	MSb	MSb		LSb	Affected	Notes
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0013	TO, PD	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

#### 查询PIC18F24K22供应商

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Mnemo	onic,	Description	Cycles	16	-Bit Inst	truction	Word	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
LITERAL C	OPERAT	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	/IORY ←	> PROGRAM MEMORY OPERATIO	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

#### 查询PIC18F24K22供应商 25.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD litera	l to W					
Syntax:	ADDLW k	(					
Operands:	$0 \leq k \leq 255$						
Operation:	$(W) + k \to V$	V					
Status Affected:	N, OV, C, D	N, OV, C, DC, Z					
Encoding:	0000	1111	kkkk	kkkk			
Description:	The content 8-bit literal 'l W.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Proces Data		ite to W			
Example:	ADDLW 1	5h					
Before Instruct	ion						
- VV =	10h						

After Instruction W = 25h

ADDWF	ADD W to	o f		
Syntax:	ADDWF	f {,d {,a}	-}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) + (f) $\rightarrow$	o dest		
Status Affected:	N, OV, C, [	DC, Z		
Encoding:	0010	01da	ffff	ffff
	result is sto result is sto (default). If 'a' is '0', 1 If 'a' is '1', 1 GPR bank. If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off	the Access the BSR i and the example bled, this i Literal O never $f \leq$ 5.2.3 "By ed Instru	tin registe ss Bank is is used to xtended in instruction ffset Addre 95 (5Fh). te-Oriente ictions in	r 'f' selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			

QC	ycle Activity:					
	Q1		Q2	G	23	Q4
	Decode	-	Read gister 'f'	Proc Da		Write to destination
Exan	<u>nple:</u>	Al	DDWF	REG,	0, 0	
	Before Instruc	ction				
	W REG	= =	17h 0C2h			
	After Instruction	on				
	W REG	=	0D9h 0C2h			

Note:	All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in
	symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W a	nd CARF	RY bit to	o f
Syntax:	ADDWFC	f {,d {,a	}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) + (f) +	$(C) \rightarrow des$	t	
Status Affected:	N,OV, C, D	C, Z		
Encoding:	0010	00da	ffff	ffff
	ory location placed in W placed in d If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode wher Section 25 Bit-Oriente Literal Offs	V. If 'd' is ': ata memo he Access he BSR is nd the ext led, this in Literal Offi- never $f \le 9$ 5.2.3 "Byte ed Instruc	1', the re ry locatio Bank is used to ended ir struction set Addr 5 (5Fh). <b>-Orient</b> <b>tions in</b>	sult is on 'f'. selected. select the astruction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	•	Vrite to stination
Example:	ADDWFC	REG,	0, 1	
Before Instruc CARRY I REG W After Instructio CARRY I REG	bit = 1 = 02h = 4Dh			

	DLW	A	ND lite	ral with	w		
Synta	ax:	A	NDLW	k			
Oper	ands:	0	≤ k ≤ 258	5			
Oper	ation:	(\	V) .AND.	$k\toW$			
Statu	is Affected:	Ν	, Z				
Enco	oding:		0000	1011	kk}	ck	kkkk
Desc	cription:	-					d with the aced in W
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1		Q2	Q3	5		Q4
	Decode	Re	ad literal 'k'	Proce Dat		W	rite to W
Exan	nple:	A	NDLW	05Fh			
	Before Instruc	tion					
	W	=	A3h				
	After Instruction	on					
	W	=	03h				

ANDWF	AND W with f
Syntax:	ANDWF f {,d {,a}}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ dest
Status Affected:	N, Z
Encoding:	0001 01da ffff ffff
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read         Process         Write to           register 'f'         Data         destination
Example:	ANDWF REG, 0, 0
Before Instruc	tion
W REG After Instructio	= 17h = C2h
W REG	= 02h = C2h

вс		Branch if	Carry				
Synta	ax:	BC n					
Oper	ands:	-128 ≤ n ≤ 1	27				
Oper	ation:		if CARRY bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None					
Enco	ding:	1110	0010 nn	nn nnnn			
Desc	ription:	will branch. The 2's con added to the incremented instruction,	nplement num e PC. Since th d to fetch the the new addr n. This instruc	e PC will have next ess will be			
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation			
lf No	o Jump:			. ·			
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
<u>Exan</u>	nple:	HERE	BC 5				
	Before Instruc PC		dress (HERE	)			

PC	=	address	(HERE)
After Instruction			
If CARRY	=	1;	
PC	=	address	(HERE + 12)
If CARRY	=	0;	
PC	=	address	(HERE + 2)

### 查询PIC18F24K22供应商

FLAG\_REG =

BCF	Bit Clear f	F		
Syntax:	BCF f, b	{,a}		
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			
Operation:	$0 \rightarrow f \le b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in reg If 'a' is '0', tt If 'a' is '1', tt GPR bank. If 'a' is '0' ar set is enable in Indexed I mode when Section 25. Bit-Oriente Literal Offs	ne Acces ne BSR i nd the ex ed, this i _iteral Of ever f ≤ : .2.3 "By d Instru	s Bank i s used to tended i nstructio fset Add 95 (5Fh) <b>te-Orien</b> ctions ii	s selected. o select the nstruction n operates ressing . See ted and n Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write egister 'f'
Example:	BCF F	LAG_RE	G, 7,	0
Before Instruc FLAG_RI After Instructio	EG = C7	h		

47h

Synta	ov:	Branch if	J		
-		5	07		
•	ands:	-128 ≤ n ≤ 1			
Oper	ation:	if NEGATIV (PC) + 2 + 2		-	
Statu	is Affected:	None			
Enco	oding:	1110	0110	nnnn	nnnn
		program will The 2's con added to the incremented instruction, PC + 2 + 2r	nplement e PC. Sir d to fetch the new n. This in	t number nce the P( n the next address struction	C will have : will be
		two-cycle in	struction	1.	
Word	ls:	two-cycle in 1	istruction	1.	
			istruction	1.	
Cycle	es: ycle Activity:	1	Istruction	1.	
Cycle Q C	es: ycle Activity:	1	Struction		Q4
Cycle Q C	es: ycle Activity: imp:	1 1(2)		ess W	Q4 irite to PC
Cycle Q C	ycle Activity: mp: Q1 Decode No	1 1(2) Q2 Read literal 'n' No	Q3 Proce Data No	ess W a	rite to PC
Cycle Q C If Ju	es: ycle Activity: imp: Q1 Decode No operation	1 1(2) Q2 Read literal 'n'	Q3 Proce Data	ess W a	rite to PC
Cycle Q C If Ju	ycle Activity: mp: Q1 Decode No	1 1(2) Q2 Read literal 'n' No	Q3 Proce Data No	ess W a tion o	rite to PC
Cycle Q C If Ju	ycle Activity: imp: Q1 Decode No operation o Jump:	1 1(2) Q2 Read literal 'n' No operation	Q3 Proce Data No operat	ess W a tion o	rite to PC No operation
Cycle Q C If Ju	vcle Activity: mp: Q1 Decode No operation o Jump: Q1	1 1(2) Q2 Read literal 'n' No operation Q2	Q3 Proce Data No operat	ess W a tion o	No pperation Q4

PC	=	address	(HERE)		
After Instruction					
If NEGATIVE PC If NEGATIVE	= = =	1; address 0:	(Jump)		
PC	=	address	(HERE	+	2)

BNN n  $\textbf{-128} \leq n \leq 127$ if NEGATIVE bit is '0'  $(PC) + 2 + 2n \rightarrow PC$ 

None 1110

1 1(2)

Q2

Read literal

'n'

No

operation

Q2

Read literal

'n'

=

=

= 1;

=

0; =

HERE

**Branch if Not Negative** 

0111

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

program will branch.

two-cycle instruction.

If the NEGATIVE bit is '0', then the

The 2's complement number '2n' is added to the PC. Since the PC will have

Q3

Process

Data

No

operation

Q3

Process

Data

Jump

BNN

address (HERE)

address (Jump)

address (HERE + 2)

nnnn

nnnn

Q4

Write to PC

No

operation

Q4

No

operation

BNC	;	Branch if	Not Carry		BN	N	Br
Synta	ax:	BNC n			Synt	ax:	BN
Oper	ands:	-128 ≤ n ≤ ′	127		Ope	rands:	-12
Oper	ation:	if CARRY b (PC) + 2 + 2			Оре	ration:	if N (P
Statu	s Affected:	None			Statu	us Affected:	No
Enco	ding:	1110	0011 nn:	nn nnnn	Enco	oding:	
Desc	ription:	will branch. The 2's con added to the incremente instruction,	nplement num e PC. Since th d to fetch the the new addre n. This instruc	e PC will have next ess will be	Dese	cription:	If t pro Th ad inc ins PC two
Word	ls:	1			Wor	ds:	1
Cycle	es:	1(2)			Cycl	es:	1(2
Q C If Ju	ycle Activity: mp:					Cycle Activity: ump:	
	Q1	Q2	Q3	Q4	_	Q1	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Rea
	No operation	No operation	No operation	No operation		No operation	ор
lf No	o Jump:				lf N	o Jump:	
	Q1	Q2	Q3	Q4		Q1	
	Decode	Read literal 'n'	Process Data	No operation		Decode	Rea
Exan	nple:	HERE	BNC Jump		Exar	<u>nple</u> :	HE
	Before Instruc PC After Instructio If CARR' PC If CARR' PC	= ad on Y = 0; = ad Y = 1;	dress (HERE dress (Jump) dress (HERE			Before Instruct PC After Instructi If NEGA PC If NEGA PC	on TIVE TIVE

### 查询PIC18F24K22供应商

BNOV Branch if Not Overflow				w		
Synta	ax:	BNOV n				
Oper	ands:	-128 ≤ n ≤ 1	27			
Oper	ation:	if OVERFLOW bit is '0' (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None	None			
Enco	ding:	1110	0101 nnr	nn nnnn		
Desc	ription:	If the OVERFLOW bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	ls:	1				
Cycles:		1(2)				
Q C If Ju	ycle Activity: mp:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		
	No operation	No operation	No operation	No operation		
lf No	o Jump:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		
	Before Instruc PC	= ade	BNOV Jump dress (HERE)	)		
After Instruction If OVERFLOW = 0; PC = address (Jump) If OVERFLOW = 1; PC = address (HERE + 2)						

BNZ	Branch i		~			
Syntax:	BNZ n					
Operands:	-128 ≤ n ≤	127				
Operation:		if ZERO bit is '0' (PC) + 2 + 2n $\rightarrow$ PC				
Status Affected:	None					
Encoding:	1110	0001	nnnn	nnnn		
Description:	If the ZER will branch The 2's co added to th incremente instruction PC + 2 + 2 two-cycle i	mplement ne PC. Sin ed to fetch , the new a n. This ins	number ' ce the PC the next address v struction i	2n' is C will have		
Words:	1					
Cycles:	1(2)	1(2)				
	. ,					
Q Cycle Activit	-	03		04		
If Jump: Q1	Q2	Q3		Q4		
If Jump:	Q2	Q3 Proce		-		
If Jump: Q1	Q2 e Read literal	Proce		-		
If Jump: Q1 Decode	Q2 Read literal 'n' No	Proce: Data	1	ite to PC		
If Jump: Q1 Decode	Q2 Read literal 'n' No	Proce Data No	1	ite to PC		
If Jump: Q1 Decode No operatio	Q2 Read literal 'n' No	Proce Data No	1	ite to PC		
If Jump: Q1 Decode No operatio If No Jump:	Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operati Q3 Proce	ion op	No peration Q4 No		
If Jump: Q1 Decode No operatio If No Jump: Q1	Q2 Read literal 'n' No n operation Q2	Proces Data No operati	ion op	No peration Q4		
If Jump: Q1 Decode No operatio If No Jump: Q1 Decode Example:	Q2 Read literal 'n' No operation Q2 Read literal 'n' HERE	Proce Data No operati Q3 Proce Data	ion op	No peration Q4 No		
If Jump: Q1 Decode No operatio If No Jump: Q1 Decode	Q2 Read literal 'n' No operation Q2 Read literal 'n' HERE truction = ac	Proce Data No operati Q3 Proce Data	ion op ss i op fump	No peration Q4 No		

### 查询PIC18F24K22供应商

	۱.	Unconditional Branch					
Synta	ax:	BRA n	BRA n				
Oper	ands:	-1024 ≤ n ≤	1023				
Oper	ation:	$(PC) + 2 + 2n \to PC$					
Statu	s Affected:	None					
Enco	ding:	1101	0nnn nnr		n nnnn		
Desc	Description: Add the 2's complement number '2n' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.						
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
QC	ycle Activity: Q1	Q2	(	23	Q4		
QC	, , , , , , , , , , , , , , , , , , ,	Q2 Read litera	al Pro	23 cess ata	Q4 Write to PC		
Q C	Q1	Read litera	al Pro D	cess	<u> </u>		
QC	Q1 Decode	Read litera	al Pro D	cess ata	Write to PC		
Q C Exan	Q1 Decode No operation	Read litera 'n' No	al Pro D	cess ata No	Write to PC No		
Exan	Q1 Decode No operation	Read litera 'n' No operation HERE tion =	al Pro D N oper	cess ata No ration	Write to PC No operation		

BSF	Bit Set f			
Syntax:	BSF f, b {	,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			
Operation:	$1 \rightarrow \text{f}$			
Status Affected:	None			
Encoding:	1000	bbba	ffff	ffff
Description:	Bit 'b' in reg If 'a' is '0', ti If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	he Acces he BSR i nd the ex ed, this i Literal O iever f ≤ .2.3 "By d Instru	ss Bank is s used to a ktended in nstruction ffset Addre 95 (5Fh). te-Oriente ctions in	select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Dat		Write gister 'f'
Example: Before Instru FLAG_ After Instruc	uction REG = 0A	_	G, 7, 1	

After Instruction FLAG\_REG = 8Ah

 $\ensuremath{\textcircled{}^{\odot}}$  2010 Microchip Technology Inc.

	e, Skip if Cle	ear			
BTFSC f, b	{,a}				
$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$					
skip if (f <b>)</b>	= 0				
None					
1011	bbba ff	ff ffff			
If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
-					
by a	•				
	Q3	Q4			
		No operation			
regiotor r	Dulu	oporation			
Q2	Q3	Q4			
No	No	No			
-		operation			
		Q4			
No	No	No			
operation	operation	operation			
No	No	No			
operation	operation	operation			
Example:       HERE       BTFSC       FLAG, 1, 0         FALSE       :         TRUE       :         Before Instruction       :         PC       =       address (HERE)         After Instruction       If FLAG<1> =       0; PC =       address (TRUE)         If FLAG<1> =       1; PC =       address (FALSE)					
	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f <b>) None 1011 If bit 'b' in reginstruction is the next instruction is the next instructi</b>	$\begin{array}{c c} 0 \leq b \leq 7 \\ a \in [0,1] \\ skip if (f < b >) = 0 \\ \hline None \\ \hline 1011 & bbba & ff: \\ If bit 'b' in register 'f' is 'o', ti \\ instruction is skipped. If bit the next instruction fetched current instruction executio and a NOP is executed inst this a two-cycle instruction. If 'a' is '0', the Access Bank 'a' is '1', the BSR is used to GPR bank. If 'a' is '0' and the extended set is enabled, this instruction Indexed Literal Offset Addred mode whenever f \leq 95 (5Fr See Section 25.2.3 "Byte-Bit-Oriented Instructions Literal Offset Mode" for de 1 1(2) Note: 3 cycles if skip and by a 2-word instruction Q2  Q3 Read Process register 'f' Data Q2  Q3 No No operation operation by 2-word instruction: Q2  Q3 No No operation operation Q2  Q3 No No operation operation Q2  Q3 No No operation operation Q2  Q3 No No Q2  Q3 No Q3  Na  Q2  Q3 No Q2  Q3 No Q3  Na  Q2  Q3 No Q3  Na  Q2  Q3 No Q3  Na  Q3  Na  Q3  Na  Q4  Q4  Q4  Q4  Q4  Q4  Q4  Q$			

BTFSS	Bit Test Fil	e, Skip i	f Set	
Syntax:	BTFSS f, b	{,a}		
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]			
Operation:	skip if (f <b>)</b>	= 1		
Status Affected:	None	_		
Encoding:	1010	bbba	ffff	ffff
Description:	If bit 'b' in register 'f' is '1', then the ne instruction is skipped. If bit 'b' is '1', the the next instruction fetched during the current instruction execution is discarce and a NOP is executed instead, makine this a two-cycle instruction. If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented a Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	Literal Offse	et Mode" 1	for deta	ails.
Cycles:	1(2)			
Q Cycle Activity: Q1 Decode	Q2 Read	2-word in Q3 Proce		Q4 No
Decode	register 'f'	Data		operation
lf skip:		•		
Q1	Q2	Q3		Q4
No	No	No	ion	No
operation If skip and followe	operation	operati	ion	operation
Q1	Q2	Q3		Q4
No	No	No		No
operation	operation	operati	ion	operation
No	No	No	. T	No
operation	operation	operati	ion	operation
Example: Before Instruc PC	FALSE TRUE ction = ac	BTFSS : : Idress (H		, 1, 0
After Instructi	on			

### 查询PIC18F24K22供应商

BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if OVERFLOW bit is '1' (PC) + 2 + 2n $\rightarrow$ PC
Operation:	$(\overline{f} \overline{b}) \to f \overline{b}$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn
Encoding: Description:	$\begin{tabular}{ c c c c c }\hline\hline 0111 & bbba & ffff & ffff \\\hline\hline Bit 'b' in data memory location 'f' is inverted. \\\hline\hline If 'a' is '0', the Access Bank is selected. \\\hline\hline If 'a' is '1', the BSR is used to select the GPR bank. \\\hline\hline If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f $\leq 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed \\\hline\hline Bit-Oriented Instructions in Indexed \\\hline\hline\ Bit-Oriented Instructions \\$	Description: Words: Cycles: Q Cycle Activity:	If the OVERFLOW bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2)
	Literal Offset Mode" for details.	If Jump:	
Words:	1	Q1	Q2 Q3 Q4
Cycles:	1	Decode	Read literal     Process     Write to PC       'n'     Data
Q Cycle Activity:		No	No No No
Q1	Q2 Q3 Q4	operation	operation operation operation
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	If No Jump: Q1	Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literal Process No
Before Instruc			'n' Data operation
After Instruction PORTC	= 0111 0101 <b>[75h]</b> pn:	<u>Example</u> : Before Instruc PC After Instructi	= address (HERE)
		If OVER PC	FLOW = 1; = address (Jump) FLOW = 0;

ΒZ		Branch if	Zero	
Synt	ax:	BZ n		
Oper	rands:	-128 ≤ n ≤ 1	27	
Ope	ration:	if ZERO bit (PC) + 2 + 2		
Statu	us Affected:	None		
Enco	oding:	1110	0000 nnr	nn nnnn
Desc	cription:	will branch. The 2's con added to the have incren instruction,	bit is '1', ther nplement num e PC. Since th nented to fetch the new addre n. This instruct istruction.	ber '2n' is he PC will he the next ess will be
Word	ds:	1		
Cycl	es:	1(2)		
	Sycle Activity: ump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No	No	No	No
IF NI	operation o Jump:	operation	operation	operation
	Q1	Q2	Q3	Q4
	Decode	Read literal	Process	No
	200040	'n'	Data	operation
<u>Exar</u>	nple: Before Instruc	HERE	BZ Jump	
	PC After Instructio	on	dress (HERE)	)
	If ZERO PC If ZERO	= 1; = ado = 0;	dress (Jump)	)
	PC		dress (HERE	+ 2)

CALL		Subroutir				
Syntax	:	CALL k {,s	5}			
Operar	ıds:	0 ≤ k ≤ 104 s ∈ [0,1]	8575			
Operati	ion:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS, \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$	):1>, STATUS	S,		
Status	Affected:	None				
	ng: rd (k<7:0>) ord(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> k kkk		kkkk <sub>(</sub> kkkk
		(PC + 4) is stack. If 's' registers ar respective s STATUSS a update occ 20-bit value CALL is a t	: e also pu shadow i and BSR urs (defa e 'k' is loa	W, Sta ushed registe S. If 's uult). T uded in	itus a into ers, N s' = 0 hen, nto P	and BSI their VS, ), no the C<20:1
Words:		2	,			
Cycles:	:	2				
•	le Activity:					
	Q1	Q2	Q3	3		Q4
		QZ				
	Decode	Read literal 'k'<7:0>,	PUSH F stac		'k'	ad litera <19:8>, ite to P0
	No	Read literal 'k'<7:0>, No	stac	k )	ʻk' Wr	<19:8>, ite to P0 No
		Read literal 'k'<7:0>,	stac	k )	ʻk' Wr	<19:8> ite to P
Examp Be	No operation	Read literal 'k'<7:0>, No operation HERE	stac Nc opera CALL	tion THEF	ʻk' Wr op	<19:8> ite to P No

### 查询PIC18F24K22供应商

CLRF	Clear f			CLRWDT	Clear
Syntax:	CLRF f{,;	a}		Syntax:	CLRW
Operands:	$0 \leq f \leq 255$			Operands:	None
Operation:	a ∈ [0,1] 000h → f 1 → Z			Operation:	$\begin{array}{c} 000h \\ 000h \\ 1 \\ 1 \\ \end{array}$
Status Affected:	Z				$1 \rightarrow P$
Encoding:	0110	101a ffi	ff ffff	Status Affected:	TO, P
Description:	Clears the	contents of the	specified	Encoding:	000
	lf 'a' is '1', ti GPR bank.		d to select the	Description:	CLRW Watch postso and P
		nd the extende		Words:	1
		Literal Offset A	•	Cycles:	1
		ever f ≤ 95 (5l		Q Cycle Activity:	
		.2.3 "Byte-Ori d Instruction		Q1	Q2
		set Mode" for		Decode	No
Words:	1				operat
Cycles:	1			Example:	CLRWI
Q Cycle Activity:				Before Instruc	tion
Q1	Q2	Q3	Q4	WDT Co	unter
Decode	Read register 'f'	Process Data	Write register 'f'	After Instructio WDT Co <u>WD</u> T Pos	unter
Example:	CLRF	FLAG_REG,	1	<u>TO</u> PD	
Before Instruc FLAG_R After Instructio FLAG_R	EG = 5A on				

RWDT	Clear Wa	Clear Watchdog Timer			
ntax:	CLRWDT	y			
erands:	None				
peration:					
atus Affected:	TO, PD				
coding:	0000	0000	000	0	0100
scription:	CLRWDT ir Watchdog postscaler and PD, ar	Timer. It a of the WI	also res	sets	the
ords:	1				
cles:	1				
Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	No	Proce			No
	operation	Dat	а	ор	eration
ample:	CLRWDT				
Before Instruc WDT Cor	unter =	?			
After Instructio		00h			

= 0 = 1 = 1

### 查询PIC18F24K22供应商

COMF	Complement f	CPFSEQ	Compare f with W, skip if f = W
Syntax:	COMF f {,d {,a}}	Syntax:	CPFSEQ f {,a}
Operands:	$0 \le f \le 255$	Operands:	$0 \le f \le 255$
	d ∈ [0,1]		a ∈ [0,1]
	a ∈ [0,1]	Operation:	(f) – (W),
Operation:	$(\bar{f}) \rightarrow dest$		skip if (f) = (W) (unsigned comparison)
Status Affected:	N, Z	Status Affected:	None
Encoding:	0001 11da ffff ffff	Encoding:	0110 001a ffff ffff
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected.	Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed
	If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction		instead, making this a two-cycle instruction.
	set is enabled, this instruction operates in Indexed Literal Offset Addressing		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.
	mode whenever f $\leq$ 95 (5Fh). See		If 'a' is '0' and the extended instruction
	Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed		set is enabled, this instruction operates
	Literal Offset Mode" for details.		in Indexed Literal Offset Addressing
Words:			mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and
			Bit-Oriented Instructions in Indexed
Cycles:	1		Literal Offset Mode" for details.
Q Cycle Activity:		Words:	1
Q1	Q2 Q3 Q4	Cycles:	1(2)
Decode	ReadProcessWrite toregister 'f'Datadestination		Note: 3 cycles if skip and followed by a 2-word instruction.
		Q Cycle Activity:	
Example:	COMF REG, 0, 0	Q1	Q2 Q3 Q4
Before Instruc	tion	Decode	Read Process No
REG	= 13h		register 'f' Data operation
After Instructio REG	on = 13h	lf skip:	
W	= ECh	Q1	Q2 Q3 Q4
		No operation	No No No operation operation
			d by 2-word instruction:
		Q1	Q2 Q3 Q4
		No	No No No
		operation	operation operation operation
		No	No No No
		operation	operation operation operation
		Example:	HERE CPFSEQ REG, 0
			NEQUAL :
			EQUAL :
		Before Instruc	
		PC Addr W	ess = HERE = ?
		REC	- 2

	NEQUAL		
	EQUAL	:	
Before Instructio	n		
PC Address	s =	HERE	
W	=	?	
REG	=	?	
After Instruction			
If REG	=	W;	
PC	=	Address	(EQUAL)
If REG	≠	W;	
PC	=	Address	(NEQUAL)

CPFSGT	Compare	f with W, sk	ip if f > W				
Syntax:	CPFSGT	f {,a}					
Operands:	0 ≤ f ≤ 255	0.					
	a ∈ [0,1]						
Operation:	(f) - (W),						
	skip if (f) >						
	(unsigned of	comparison)					
Status Affected:	None	None					
Encoding:	0110	0110 010a ffff ffff					
Description: Words: Cycles:	location 'f' i performing If the contect contents of instruction executed in two-cycle in If 'a' is '0', t If 'a' is '0', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Cycles.	Note: 3 cy	cles if skip and a 2-word instru					
Q Cycle Activity	/:						
Q1	Q2	Q3	Q4				
Decode	Read	Process Data	No operation				
lf skip:	register 'f'	Data	operation				
Q1	Q2	Q3	Q4				
No	No	No	No				
operation		operation	operation				
	wed by 2-word in		<u>.</u>				
Q1 No	Q2 No	Q3 No	Q4				
operation		operation	No operation				
No	No	No	No				
operation	n operation	operation	operation				
Example:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0				
Before Inst	ruction						
PC		dress (HERE	)				
W	= ?						
After Instru	ction						
If REC		,					
ا If REC		Idress (GREA)	TER)				
		, <b>Idress</b> (NGRE)	ATER)				

CPF	SLT	Compare	f with W, sk	kip if f < W				
Synta	ax:	CPFSLT 1	{,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	• • • • •	(f) – (W), skip if (f) < (W) (unsigned comparison)					
Statu	s Affected:	None						
Enco	ding:	0110	0110 000a ffff ffff					
Desc	ription:	location 'f' t performing If the conter contents of instruction i executed in two-cycle ir If 'a' is '0', ti	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the					
Word	ls:	1						
Cycle		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
QC	ycle Activity:	,						
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	No operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No	No	No	No				
lf als	operation	operation	operation	operation				
IT SK	ip and followe	•		01				
	Q1 No	Q2 No	Q3 No	Q4 No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	Before Instruc PC	NLESS LESS tion = Ad	CPFSLT REG, : : dress (HERE					
	W	= ?						
	After Instructio							
	If REG PC	< W; = Ad	dress (LESS	)				
	If REG	≥ W;		,				
	PC	,	dress (NLES	S)				

DAW	Decimal A	Adjust W Re	gister	DECF	Decrement f
Syntax:	DAW			Syntax:	DECF f {,d {,a}}
Operands:	None			Operands:	$0 \le f \le 255$
Operation:	If [W<3:0>	> 9] or [DC = 1	] then		d ∈ [0,1]
	```	$6 \rightarrow W < 3:0>;$		<b>o</b> "	a ∈ [0,1]
	else (W<3:0>) -	→ W<3·0>·		Operation:	$(f) - 1 \rightarrow dest$
	(11.10.01)	, W 10.0 <sup>2</sup> ,		Status Affected	-, -, , -,
	· •	+ DC > 9] or [(	-	Encoding:	0000 01da ffff ffff
	(W<7:4>) + else	$\cdot 6 + DC \rightarrow W^{-1}$	<7:4> ;	Description:	Decrement register 'f'. If 'd' is '0', the
		$DC \rightarrow W < 7:4$	>		result is stored in W. If 'd' is '1', the result is stored back in register 'f'
Status Affected:	С				(default).
Encoding:	0000	0000 000	0 0111		If 'a' is '0', the Access Bank is selected.
Description:	DAW adjust	s the eight-bit	value in W,		If 'a' is '1', the BSR is used to select the GPR bank.
·	resulting fro	om the earlier a	addition of two		If 'a' is '0' and the extended instruction
	•	each in packed es a correct pa	,		set is enabled, this instruction operates in Indexed Literal Offset Addressing
	result.	es a conect pa			mode whenever $f \le 95$ (5Fh). See
Words:	1				Section 25.2.3 "Byte-Oriented and
Cycles:	1				Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Q Cycle Activity:				Words:	1
Q1	Q2	Q3	Q4		1
Decode	Read	Process	Write	Cycles:	
	register W	Data	W	Q Cycle Activit	
Example1:				Q1 Decode	Q2 Q3 Q4 e Read Process Write to
	DAW			Decou	register 'f' Data destination
Before Instru					· · · ·
W C	= A5h = 0			Example:	DECF CNT, 1, 0
DC	= 0			Before Ins	truction
After Instruct				CNT Z	= 01h = 0
W C	= 05h = 1			After Instru	
DC	= 0			ÇNT	= 00h
Example 2:	ation			Z	= 1
Before Instru W	= CEh				
C	= 0				
DC	= 0				
After Instruct W					
C VV	= 34h = 1				
DC	= 0				

DECFSZ	Decremer	nt f, skip if (	)			
Syntax:	DECFSZ f	f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(f) - 1 \rightarrow de$	$(f) - 1 \rightarrow dest,$ skip if result = 0				
Status Affected:	None	None				
Encoding:	0010	0010 11da ffff ffff				
Description:	decremente placed in W placed back If the result which is alr and a NOP i it a two-cyc If 'a' is '0', tl If 'a' is '1', tl GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the				
Words:	1					
Cycles: Q Cycle Activity:	by a	vcles if skip ar a 2-word instru				
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
lf skip:						
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and follow	-		04			
Q1 No	Q2 No	Q3 No	Q4 No			
operation	operation	operation	operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP			
Before Instru PC After Instruc	= Address	6 (HERE)				
CNT If CNT If CNT If CNT	= CNT - 1 = 0;		2)			

DCF	SNZ	Decremer	nt f, skip if n	ot 0			
Synta	ax:	DCFSNZ	f {,d {,a}}				
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	d ∈ [0,1]				
Oper	ation:	()	$(f) - 1 \rightarrow dest,$ skip if result $\neq 0$				
Statu	is Affected:	None					
Enco	oding:	0100	11da fff	f ffff			
Desc	pription:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates					
		in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
			et Mode" for	details.			
Word		1					
Cycle			cycles if skip a a 2-word instr				
QC	ycle Activity: Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
	200000	register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lfsk	operation	operation	operation	operation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
<u>Exan</u>	nple:	HERE I ZERO : NZERO :	:	P, 1, 0			
	Before Instruc TEMP	=	?				
	After Instructio TEMP If TEMP PC If TEMP	= = =	TEMP – 1, 0; Address (2 0;				
	PC	=	Address (1)	IZERO)			

### 查询PIC18F24K22供应商

GOT	ю	Uncondit	Unconditional Branch				
Synta	ax:	GOTO k					
Oper	ands:	$0 \le k \le 104$	8575				
Oper	ation:	$k \rightarrow PC<20$	):1>				
Statu	s Affected:	None					
	oding: vord (k<7:0>) word(k<19:8>)	1110 1111					
2000	ription:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					
Word	ls:	2					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'<7:0>,	No opera	tion	Read literal 'k'<19:8>, Write to PC		
	No operation	No operation	No opera		No operation		

Example: GOTO THERE

#### After Instruction

PC = Address (THERE)

INCF	Incremen			
Syntax:	INCF f{,d	l {,a}}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$			
Operation:	(f) + 1 $\rightarrow$ de	est		
Status Affected:	C, DC, N, 0	OV, Z		
Encoding:	0010	10da	ffff	ffff
	placed in W placed back If 'a' is '0', tl If 'a' is '1', tl GPR bank. If 'a' is '0' au set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	the Access the Access the BSR is and the ext ed, this in: Literal Offs ever $f \le 9$ <b>.2.3 "Byte</b> ad Instruc	er 'f' (def Bank is used to ended in struction set Addro 5 (5Fh). <b>-Oriento</b> tions in	ault). selected select th struction operate essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	-	Write to estination
Example:	INCF	CNT, 1	, 0	
Before Instruc CNT	tion = FFh			

CNT	=	FFh
Z	=	0
С	=	?
DC	=	?
After Instruct	ion	
CNT	=	00h
Z	=	1
С	=	1
DC	=	1

INCFSZ	Incremen	t f, skip if 0				
Syntax:	INCFSZ f	{,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	d ∈ [0,1]				
Operation:	(f) + 1 $\rightarrow$ de skip if resul					
Status Affected:	None					
Encoding:	0011	11da ffi	ff ffff			
Description:	incremente placed in W placed back If the result which is alr and a NOP i it a two-cyc If 'a' is '0', t If 'a' is '0', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity	Note: 3 cy by a	cles if skip and 2-word instruc				
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
If skip:						
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and follow Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	NZERO	INCFSZ CN	T, 1, 0			
Before Instr PC After Instruc	= Address	G (HERE)				
CNT	= CNT + 1	1				
If CNT PC	= 0; = Address	(ZERO)				
If CNT PC	<b>≠</b> 0;	(NZERO)				
FU	- Address	(WAERO)				

INFSN	INFSNZ Increment f, skip if not 0				
Syntax:		INFSNZ f	{,d {,a}}		
Operan	ds:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$			
Operati	on:	(f) + 1 $\rightarrow$ de skip if result			
Status A	Affected:	None			
Encodir	ng:	0100	10da fff	ff ffff	
Descrip	tion:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:		1			
Cycles:			cycles if skip a a 2-word instr		
Q Cycl	e Activity:	.,			
	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	Write to destination	
lf skip:					
_	Q1	Q2	Q3	Q4	
	No operation	No operation	No operation	No operation	
L		d by 2-word in:		operation	
	Q1	Q2	Q3	Q4	
	No	No	No	No	
C	operation	operation	operation	operation	
C	No operation	No operation	No operation	No operation	
<u>Exampl</u>	<u>e</u> :	HERE I ZERO NZERO	INFSNZ REG	<b>,</b> 1 <b>,</b> 0	
	fore Instruc PC	= Address	(HERE)		
Aft	er Instructio REG If REG	on = REG + <sup>·</sup> ≠ 0;	1		
	PC If REG PC	<ul> <li>Address</li> <li>0;</li> <li>Address</li> </ul>			
			. ,		

### 查询PIC18F24K22供应商

Before Instruction W

After Instruction W

=

=

9Ah

BFh

IORLW Inclusive OR literal with W					w	
Synta	ax:	IORLW k				
Oper	ands:	$0 \le k \le 25$	5			
Oper	ation:	(W) .OR. k	$x \rightarrow W$			
Statu	s Affected:	N, Z				
Enco	ding:	0000 1001 kkkk kkkk				
Description: The contents of W are ORed with the eight-bit literal 'k'. The result is placed W.						
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce Dat		rite to W	
Exan	nple:	IORLW	35h	·		

Curatavu				
Syntax:	IORWF 1	f {,d {,a}}		
Operands:	$0 \le f \le 255$			
	d ∈ [0,1]			
	a ∈ [0,1]			
Operation:	(W) .OR. (f	$) \rightarrow dest$		
Status Affected:	N, Z			
Encoding:	0001	00da fi	fff ffff	
Description:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read	Process	Write to	
	register 'f'	Data	destination	
Example:	IORWF R	ESULT, 0,	1	

Inclusive OR W with f

IORWF

Example:	IO	IORWF			
Before Instruction					
RESULT	=	13h			
W	=	91h			
After Instruction					
RESULT	=	13h			
W	=	93h			

DS41412C-page 390

Move f

 $d \in [0,1]$ a ∈ [0,1]

 $\mathsf{f} \to \mathsf{dest}$ 

0101

00da

The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is

ffff

ffff

N, Z

MOVF f {,d {,a}}  $0 \leq f \leq 255$ 

### 查询PIC18F24K22供应商

LFS	R	Load FSF	R					MOVF		
Synta	ax:	LFSR f, k	LFSR f, k					Syntax:		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$				Operand	S:		
Oper	ation:	$k \to FSRf$								
Statu	is Affected:	None						Operation		
Enco	oding:	1110 1111	1110 0000	00 k <sub>7</sub> k		k <sub>11</sub> kkk kkkk		Status Af Encoding		
Desc	cription:	The 12-bit File Select					1	Description	on:	
Word	ds:	2								
Cycle	es:	2								
QC	ycle Activity:									
	Q1	Q2	Q3			Q4				
	Decode	Read literal 'k' MSB	Proce Data		lit N	Write teral 'k' /ISB to FSRfH				
	Decode	Read literal 'k' LSB	Proce Data			ite literal to FSRfL				
<u>Exan</u>		LFSR 2,	3ABh							
	After Instruction FSR2H	on = 03	h					Words:		
	FSR2L	= AE						Cycles:		
								Q Cycle	Activity:	
									Q1	
								[	Decode	
								Example:	:	

		placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Ascess Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
ord	s:	1					
ycle	s:	1					
	cle Activity:						
-	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write W			
	<u>kample</u> : MOVF REG, 0, 0						
l	Before Instruc		h				
	REG W	= 22 = FF					
	After Instructio	n					
	REG	= 22					
	W	= 22	h				

### 查询PIC18F24K22供应商

MOVFF	Move f to f		MOVLB	Move liter	al to low ni	bble in BSR
Syntax:	MOVFF f <sub>s</sub> ,f <sub>d</sub>		Syntax:	MOVLW k		
Operands:	$0 \le f_s \le 4095$		Operands:	$0 \leq k \leq 255$		
	$0 \le f_d \le 4095$		Operation:	$k \to BSR$		
Operation:	$(f_s) \rightarrow f_d$		Status Affected:	None		
Status Affected:	None		Encoding:	0000	0001 kkl	kk kkkk
Encoding: 1st word (source) 2nd word (destin.)		fff ffff <sub>s</sub> fff ffff <sub>d</sub>	Description:	Bank Select		baded into the R). The value ains '0',
Description:	The contents of source r			regardless of	of the value of	<sup>-</sup> k <sub>7</sub> :k <sub>4</sub> .
	moved to destination reg Location of source 'fs' ca	u u	Words:	1		
	in the 4096-byte data spa		Cycles:	1		
	FFFh) and location of de	u	Q Cycle Activity:			
	can also be anywhere fro FFFh.	om 000h to	Q1	Q2	Q3	Q4
	Either source or destinat (a useful special situation	n).	Decode	Read literal 'k'	Process Data	Write literal 'k' to BSR
	MOVFF is particularly us transferring a data memo peripheral register (such	ory location to a	Example:	MOVLB	5	
	buffer or an I/O port). The MOVFF instruction ca PCL, TOSU, TOSH or To destination register.		Before Instruct BSR Reg After Instructio BSR Reg	ister = 02h n		
Words:	2					
Cycles:	2 (3)					
Q Cycle Activity:						
01	02 02	04				

Q1 Q2 Q3 Q4 Decode Read Process No register 'f' Data operation (src) Decode No No Write register 'f' operation operation (dest) No dummy read

#### Example: REG1, REG2 MOVFF

Before Instruction REG1 REG2	= =	33h 11h
After Instruction		
REG1 REG2	= =	33h 33h

-							
$Operands: \qquad 0 \leq k \leq 255$							
Oper	ation:	$k \rightarrow BSR$					
Statu	s Affected:	None					
Enco	ding:	0000 0001 kkkk kkkk					
Desc	ription:	The eight-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0', regardless of the value of $k_7:k_4$ .					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Dat		ite literal to BSR		
Exan	<u>nple</u> :	MOVLB	5				
	Refore Instruction						

Move W to f

MOVWF

### 查询PIC18F24K22供应商

W

= 5Ah

MOVLW Move literal to W							
Synta	x:	MOVLW	k				
Opera	ands:	$0 \le k \le 255$	$0 \le k \le 255$				
Opera	ation:	$k \rightarrow W$					
Status	Affected:	None					
Encoc	ling:	0000	1110	kkk	k	kkkk	
Descr	iption:	The eight-l	oit literal '	k' is lo	ade	d into W.	
Words	3:	1	1				
Cycles	S:	1	1				
Q Cy	cle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	Read literal 'k'	Proce Dat		Wı	rite to W	
_							
Exam	<u>ple</u> :	MOVLW	5Ah				
After Instruction							

Syntax:	MOVWF	f {,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a  \in  [0,1] \end{array}$				
Operation:	$(W) \to f$				
Status Affected:	None				
Encoding:	0110	111a ff	ff ffff		
Description:	Location 'f' 256-byte ba If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write register 'f'		
Example:	MOVWF	REG, O			
Before Instruc	ction				
W REG After Instruction	= 4Fh = FFh on				
W	= 4Fh				

REG

=

4Fh

© 2010 Microchip Technology Inc.

MUL	LW	Multiply	Multiply literal with W				
Synta	IX:	MULLW	MULLW k				
Opera	ands:	$0 \le k \le 25$	5				
Opera	ation:	(W) x k $\rightarrow$	PRODH:PRO	DL			
Statu	s Affected:	None					
Enco	ding:	0000	1101 kk	kk kkkk			
Desc	ription:	An unsigned multiplication is carried out between the contents of W and th 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL registe pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero resu is possible but not detected.					
Word	s:	1					
Cycle	s:	1					
QC	cle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL			
Exam	iple:	MULLW	0C4h				
I	Before Instruc	tion					
	W PRODH PRODL After Instructic W PRODH PRODL	= ? = ? n = E = A	2h 2h Dh 8h				

MULWF	Multiply	W with f		
Syntax:	MULWF	f {,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	(W) x (f) –	> PRODH:PR	ODL	
Status Affected:	None			
Encoding:	0000	001a ff	ff ffff	
Description:	out betwee register file result is st register pa high byte. unchange None of th Note that n possible in result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enal operates in Addressin $f \leq 95$ (5FH <b>"Byte-Ori</b>	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL	
Example:	MULWF	REG, 1		
Before Instruc	tion			
W REG PRODH PRODL After Instructio		ih		
W REG PRODH PRODL	= C4 = B5 = 8A = 94	ih .h		

### 查询PIC18F24K22供应商

NEGF	Negate f			
Syntax:	NEGF f {,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110 110a ffff ffff			
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			

NOF	•	No Operation					
Synta	ax:	NOP					
Oper	ands:	None	None				
Oper	ation:	No operation					
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	-	0000	
		1111	XXXX	XXX	XX	XXXX	
Desc	ription:	No operati	on.				
Word	s:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	No	No	)		No	
		operation	opera	ition	ор	eration	

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

### 查询PIC18F24K22供应商

POP	ack					
Syntax:	POP	POP				
Operands:	None					
Operation:	$(TOS) \rightarrow bi$	t bucket				
Status Affected:	None	None				
Encoding:	0000	0000 000	00 0110			
Description:	stack and is then becom was pushed This instruc the user to	alue is pulled of s discarded. The nes the previou d onto the retu- ction is provide properly mana orporate a sof	ne TOS value us value that rn stack. d to enable uge the return			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No operation	POP TOS value	No operation			
Example:	POP GOTO	NEW				
Before Instruction TOS Stack (1 level down) After Instruction TOS PC		= 0031A = 01433				
		= 01433 = NEW	2h			

PUS	H	Push Top	of R	eturn S	tac	k
Synta	ax:	PUSH				
Oper	ands:	None				
Oper	ation:	$(PC + 2) \rightarrow$	TOS			
Statu	s Affected:	None				
Enco	ding:	0000	0000	000	00	0101
Dest	ription:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. T shed d tion al ack by	The prev own on lows imp modifyii	ious the s blem ng T	TOS stack. enting a OS and
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	(	Q3		Q4
	Decode	PUSH PC + 2 onto		No ration	0	No
		return stack	opo	ation	4	peration
<u>Exan</u>	<u>nple</u> :		000		0	
<u>Exan</u>	nple: Before Instruc TOS PC	return stack	=	345Ah 0124h	0	

Reset all registers and flags that are affected by a MCLR Reset.

1111

operation

Reset

RESET

None

### 查询PIC18F24K22供应商

RCA	RCALL Relative Call						
Synta	ax:	RCALL n					
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$				
Oper	ation:	$\begin{array}{l} (PC) + 2 \rightarrow TOS, \\ (PC) + 2 + 2n \rightarrow PC \end{array}$					
Status Affected: None							
Enco	ding:	1101	1nnn	nnr	nn	nnnn	
Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.							
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'n'	Proce Dat		Wri	te to PC	
		PUSH PC to					

nn     nnnn     Encoding:     0000     0000     1111       np up to 1K     Description:     This instruction provides a way	1111 to
· · · · · · · · · · · · · · · · · · ·	to
First, return execute a MCLR Reset by soft	
ed onto the Words: 1	
nce the PC will Cycles: 1	
h the next Q Cycle Activity:	
ess will be Q1 Q2 Q3	Q4
Decode Start No	No
Reset operation op	eration
Example:       RESET         After Instruction       Q4         Q4       Registers =       Reset Value         Write to PC       Flags* =       Reset Value	

RESET

Syntax:

Operands:

Operation:

Flags\* =

No

operation

Example: HERE RCALL Jump

> Before Instruction PC = Address (HERE)

No

operation

After Instruction

PC = TOS = Address (Jump) Address (HERE + 2)

stack

No

operation

No

operation

### 查询PIC18F24K22供应商

RET	FIE	Return fr	om Interr	upt			
Synta	ax:	RETFIE {	s}				
Oper	ands:	$s \in \left[0,1\right]$	s ∈ [0,1]				
Oper	ation:	$(TOS) \rightarrow P$ $1 \rightarrow GIE/G$ if s = 1 $(WS) \rightarrow W$ (STATUSS) $(BSRS) \rightarrow$ PCLATU, F	IEH or PEI , ) → Status BSR,	,	nged.		
Statu	is Affected:	GIE/GIEH,	PEIE/GIEL				
Enco	oding:	0000	0000	0001	000s		
Desc	ription:	Return fror and Top-of- the PC. Intr setting eith global inter contents of STATUSS their corres Status and these regis	-Stack (TO errupts are er the high rupt enable the shado and BSRS, sponding re BSR. If 's'	S) is load enabled or low p e bit. If 's w registe , are load egisters, ' = 0, no t	ded into by riority ' = 1, the ers, WS, ded into W, update of		
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No operation	No operatio	on fro Set	OP PC m stack GIEH or GIEL		
	No	No	No		No		
	operation	operation	operatio	on op	peration		
Exan	nple:	RETFIE	1				
	After Interrupt PC W BSR Status GIE/GIEI	H, PEIE/GIEL					

Return lite	eral to	w			
RETLW k					
$0 \leq k \leq 255$					
	$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged				
None					
0000	1100	kkkk	kkkk		
The program top of the si The high ac	m counte tack (the Idress la	er is loade return ad tch (PCLA	d from the dress).		
1					
2					
Q2	Q3	1	Q4		
Read literal 'k'		a fro	POP PC om stack, /rite to W		
No			No		
operation	opera	tion o	peration		
,		ole			
	RETLW k $0 \le k \le 255$ $k \rightarrow W$ , (TOS) $\rightarrow$ PP PCLATU, P None 0000 W is loaded The program top of the si The high address The high address The high address The high address The high address Read literal 'k' No operation ; W contait	RETLWk $0 \le k \le 255$ $k \rightarrow W$ ,(TOS) $\rightarrow$ PC,PCLATU, PCLATH aNone00001100W is loaded with theThe program countertop of the stack (theThe high address laremains unchanged12Q2Q3ReadProceliteral 'k'DatNoNooperationoperation	$0 \le k \le 255$ $k \rightarrow W,$ $(TOS) \rightarrow PC,$ $PCLATU, PCLATH are unchance of the stack of the eight-bit of the program counter is loaded top of the stack (the return and the high address latch (PCLA remains unchanged.) 1 2 Q2 Q3 Read Process From W = 100 Q2 Q3 Read Process From W = 100 W = 100$		

```
; offset value
; W now has
; table value
:
TABLE
ADDWF PCL ; W = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

#### **Before Instruction**

W	=	07h
After Instruct	ion	
W	=	value of kn

RETURN Return from Subroutine							
Synta	ax:	RETURN	{s}				
Oper	ands:	s ∈ [0,1]	s ∈ [0,1]				
Operation:		$(TOS) \rightarrow PO$	С,				
		if s = 1 (WS) $\rightarrow$ W,	if s = 1				
		(STATUSS)	$\rightarrow$ Status,				
		$(BSRS) \rightarrow  $	BSR, CLATH are un	abangod			
Statu	s Affected:	None	CLATH are un	changeu			
Enco		0000	0000 000	1 001s			
	ription:		subroutine. T				
2000			the top of the				
			to the program				
		,	ontents of the /S, STATUSS				
		•					
			are loaded into their corresponding registers, W, Status and BSR. If				
		's' = 0, no update of these registers occurs (default).					
Word		1					
		-					
Cycle		2					
QC	ycle Activity:			<u>.</u>			
	Q1	Q2	Q3	Q4			
	Decode	No operation	Process Data	POP PC from stack			
	No	No	No	No			
	operation	operation	operation	operation			
_							
Exan	nple:	RETURN					
	After Instructio	on:					

lei	mst	luci	IOH.
	PC	= 1	TOS

RLCF	Rotate Le	eft f through	Carry
Syntax:	RLCF f	{,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f < n >) \rightarrow de$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$	,	
Status Affected:	C, N, Z		
Encoding:	0011	01da fff	f ffff
	flag. If 'd' is W. If 'd' is ' in register ' If 'a' is '0', t selected. If select the C If 'a' is '0' a set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C	the Access Ba 'a' is '1', the B GPR bank. Ind the extend- led, this instru Indexed Liter mode whene ). See Section nted and Bit- is in Indexed I details.	is placed in s stored back nk is SR is used to ed instruction ction al Offset ver 1 25.2.3 Oriented Literal Offset
	C	<ul> <li>registe</li> </ul>	rt 🖣
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
L		Dala	acounation
Example:	RLCF	REG, 0,	0
Before Instruc	= 1110 0	110	
REG C After Instructio REG	= 0 on = 1110 0	110	

RLNCF	Rotate Le	eft f (No	Carry)				
Syntax:	RLNCF	f {,d {,a}}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$						
Operation:		$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$					
Status Affected:	N, Z						
Encoding:	0100	01da	ffff	ffff			
	is placed ir stored bac If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Orient	one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
		legi	ster f				
Words:	1						
Cycles:	1						
Cycles: Q Cycle Activity:	1						
	1 Q2	Q3		Q4			
Q Cycle Activity:	·	Q3 Proce Data		Q4 Vrite to stination			
Q Cycle Activity: Q1	Q2 Read	Proce Data		Vrite to			

RRC	F	R	otate R	ight f th	rougl	h Ca	arry
Synta	ax:	R	RCF f	{,d {,a}}			
Oper	ands:	0	≤ f ≤ 255	5			
			∈ [0,1]				
~			∈ [0,1]				
Oper	ation:		$\langle n \rangle \rightarrow c$ $\langle 0 \rangle \rightarrow 0$	lest <n 1<="" td="" –=""><td>&gt;,</td><td></td><td></td></n>	>,		
			$(0) \rightarrow des$				
Statu	s Affected:	С	, N, Z				
Enco	ding:		0011	00da	fff	f	ffff
		flag. If 'd' is '0', the result is placed in W If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
		in m Se B	Indexed ode whe ection 2 it-Orient	Literal O never f ≤ 5.2.3 "By	ffset A 95 (5F te-Ori Ictions	ddre <sup>-</sup> h). S ente s in I	essing See ed and Indexed
		in m Se B	Indexed ode whe ection 2 it-Orient	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F te-Ori Ictions	ddre h). S ente s in l detai	essing See ed and Indexed
Word	10.	in M Si B Li	Indexed ode whe ection 2 it-Orient iteral Of	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F te-Ori- ictions e" for o	ddre h). S ente s in l detai	essing See ed and Indexed
Word		in M S Li 1	Indexed ode whe ection 2 it-Orient iteral Of	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F te-Ori- ictions e" for o	ddre h). S ente s in l detai	essing See ed and Indexed
Cycle	es:	in M Si B Li	Indexed ode whe ection 2 it-Orient iteral Of	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F te-Ori- ictions e" for o	ddre h). S ente s in l detai	essing See ed and Indexed
Cycle	es: ycle Activity:	in M S Li 1	Indexed ode whe ection 2 it-Orient iteral Off	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F <b>te-Ori</b> <b>ections</b> 9" for o egister	ddre h). S ente s in l detai	essing See ed and Indexed ils.
Cycle	es:	in Si B Li 1	Indexed ode whe ection 2 it-Orient iteral Of	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> 9" for o egister	ddre h). S ente s in l detai	essing See ed and Indexed
Cycle	es: ycle Activity: Q1	in M S Li 1 1	Indexed ode whe ection 2 it-Orient iteral Off	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode re re	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> 9" for o egister	ddre Fh). { ente s in   detai	essing See ad and Indexed ils.
Cycle Q C	es: ycle Activity: Q1 Decode	in M S Li 1 1	Indexed ode whe ection 2 it-Orient iteral Off C 	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode fset	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> <b>e</b> " for o egister ess a	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode	in m SG B Li 1 1 1 RR	Indexed ode whe ection 2 it-Orient iteral Off C 	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode fset	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> 9" for o egister	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode nple: Before Instruc	in m S B Li 1 1 1 RJ RJ	Indexed ode whe ection 2 it-Orient iteral Off C C Q2 Read gister 'f'	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode rec Q3 Proce Dat	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> <b>e</b> " for o egister ess a	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode	in m SG B Li 1 1 1 RR	Indexed ode whe ection 2 it-Orient iteral Off C Q2 Read gister 'f'	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode rec Q3 Proce Dat	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> <b>e</b> " for o egister ess a	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to
Cycle Q C <u>Exan</u>	Activity: Q1 Decode nple: Before Instruct REG C After Instruction	in m Si B Li 1 1 1 R R R R R Ction =	Indexed ode whe ection 2 it-Orient iteral Off C Q2 Read gister 'f' RCF 1110	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode rec Q3 Proce Dat	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> <b>e</b> " for o egister ess a	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to
Cycle Q C <u>Exan</u>	225: ycle Activity: Q1 Decode nple: Before Instruct REG C	in m Si B Li 1 1 1 R R R R R Ction =	Indexed ode whe ection 2 it-Orient iteral Off C Q2 Read gister 'f' RCF 1110	Literal O never f ≤ 5.2.3 "By ed Instru fset Mode ref Proce Dat REG, 0110 0110	ffset A 95 (5F <b>te-Ori</b> <b>ictions</b> <b>e</b> " for o egister ess a	ddree Fh). S ente s in l detai f	essing See ad and Indexed ils. Q4 Vrite to

RRNCF	Rotate Right f (No Carry)
Syntax:	RRNCF f {,d {,a}}
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
Operation:	$(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>$
Status Affected:	N, Z
Encoding:	0100 00da ffff ffff
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected (default), overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instructio set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and
	Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.
Words:	Literal Offset Mode" for details.
Words: Cycles:	Literal Offset Mode" for details.
	Literal Offset Mode" for details.
Cycles:	Literal Offset Mode" for details.
Cycles: Q Cycle Activity	Literal Offset Mode" for details.
Cycles: Q Cycle Activity Q1	Literal Offset Mode" for details. register f 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination RRNCF REG, 1, 0 uction = 1101 0111
Cycles: Q Cycle Activity Q1 Decode Example 1: Before Instru REG After Instru REG	Literal Offset Mode" for details. register f 1 1 1 Q2 Q3 Q4 Read Process Write to destination RRNCF REG, 1, 0 uction = 1101 0111 tion
Cycles: Q Cycle Activity Q1 Decode Example 1: Before Instru REG After Instru REG	Literal Offset Mode" for details. register f 1 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination RRNCF REG, 1, 0 uction = 1101 0111 tion = 1110 1011 RRNCF REG, 0, 0
Cycles: Q Cycle Activity Q1 Decode Example 1: Before Instru REG After Instru REG Example 2:	Literal Offset Mode" for details. register f 1 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destination RRNCF REG, 1, 0 uction = 1101 0111 RRNCF REG, 0, 0 uction = ? = 1101 0111

SETF	Set f						
Syntax:	SETF f{,	a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	• = • = = = • • •					
Operation:	$FFh\tof$						
Status Affected:	None	None					
Encoding:	0110	0110 100a ffff ffff					
Description:	The conten are set to F If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offe	Fh. the Access the BSR i und the ex led, this i Literal Of never f ≤ 9 5.2.3 "Byt ed Instru	es Bank is s used to s attended in nstruction ffset Addre 95 (5Fh). s te-Oriente ctions in	selected. select the struction operates essing See ed and Indexed			
Words:	1						
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data		Write gister 'f'			

Example:	SETF		REG,	1
Before Instruction	on			
REG	=	5Ah		
After Instruction	I			
REG	=	FFh		

SLEEP	Enter Sle	Enter Sleep mode			
Syntax:	SLEEP				
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow WE \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	)T, postscaler,			
Status Affected:	TO, PD				
Encoding:	0000	0000 0	000	0011	
Description:	cleared. This set. Wat postscaler The proce	The Power-down Status bit (PD) is cleared. The Time-out Status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	No operation	Process Data		Go to Sleep	
Example:	SLEEP				
Before Instruc TO = PD =	tion ? ?				
After Instructio TO = PD =	on 1† 0				
† If WDT causes v	wake-up, this t	bit is cleared			

SUBFW	/B	Subtrac	t f from W w	ith borrow
Syntax:		SUBFW	B f {,d {,a}}	
Operand	S:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5	
Operatio	n:	(W) – (f)	$-(\overline{C}) \rightarrow dest$	
Status A	ffected:	N, OV, C	, DC, Z	
Encoding	g:	0101	01da ff:	ff ffff
Descripti	ion:	(borrow) method). in W. If 'c register ' If 'a' is '0 selected. to select If 'a' is '0' set is ena operates Addressi $f \le 95$ (5F "Byte-On Instruction	register 'f' and ( from W (2's cor If 'd' is '0', the resu i' is '1', the resu i' (default). ', the Access Ba If 'a' is '1', the the GPR bank. and the extend abled, this instru- in Indexed Lite- ing mode where 'h). See Section iented and Bit- ons in Indexed	nplement esult is stored ilt is stored in ank is BSR is used ed instruction ral Offset ever n 25.2.3 Oriented
Words:		Mode" fo 1	r details.	
Cycles:		1		
Q Cycle	Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
			Data	destination
Example	1:	register 'f'	BEG, 1, 0	1
	ore Instruc REG W C er Instructio REG W C Z	SUBFWB = 3 = 2 = 1 on = FF = 2 = 0 = 0	REG, 1, 0	
Bef	ore Instruct REG W C er Instructio REG W C Z N	SUBFWB stion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; r	REG, 1, 0	
Bef Afte	ore Instruct REG W C er Instructio REG W C Z N	SUBFWB stion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1 ; r SUBFWB	REG, 1, 0	
Bef Afte <u>Example</u> Bef	ore Instruct REG W C Instruction REG W C Z N 22: ore Instruct REG W C	SUBFWB stion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 0 = 1;r SUBFWB stion = 2 = 5 = 1	REG, 1, 0	
Bef Afte <u>Example</u> Bef	ore Instruct REG W C Instruction REG W C Z N 22: ore Instruct REG W	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, 0	9
Bef Afte <u>Example</u> Bef	ore Instruct REG W C r Instructio REG W C z r Instructio REG W C r Instructio REG W C Z N	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	REG, 1, 0 esult is negative REG, 0, 0	9
Bef Afte Bef Afte <u>Example</u> Bef	ore Instruct REG W C ar Instruction REG W C Z S T N C C C T Instruction REG W C C Z N S C C Z N S C C Z N S C C Z S N C C C Z S C C C Z S C C C C C C C C C C	$\begin{array}{c} \text{SUBFWB} \\ \text{SUBFWB} \\ \text{etion} \\ = & 3 \\ = & 1 \\ \text{on} \\ = & FF \\ = & 2 \\ = & 0 \\ = & 0 \\ = & 0 \\ \text{SUBFWB} \\ \text{etion} \\ = & 2 \\ = & 1 \\ \text{SUBFWB} \\ \text{on} \\ = & 0 \\ \text{SUBFWB} \\ \text{subFWB} \\ \text{etion} \\ = & 1 \\ = & 2 \\ = & 0 \end{array}$	REG, 1, 0 esult is negative REG, 0, 0	9
Bef Afte Bef Afte <u>Example</u> Bef	ore Instruct REG W C ar Instruction REG W C 22: ore Instruction REG W C 2 ar Instruction REG W C 2 a 3: ore Instruction REG W C 2 a 3: ore Instruction REG W C 2 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} \text{SUBFWB} \\ \text{stion} \\ = & 3 \\ = & 1 \\ \text{on} \\ = & \text{FF} \\ = & 2 \\ = & 0 \\ = & 0 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 2 \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subFWB} \\ \text{stion} \\ = & 1 \\ \text{stion} \\ \text{stion} \\ = & 1 \\ \text{stion} \\ \text{stion} \\ = & 1 \\ \text{stion} \\ \text{stion} \\ \text{stion} \\ = & 1 \\ \text{stion} \\ \text{stron} \\ \text$	REG, 1, 0 esult is negative REG, 0, 0	9

SUBLW	Subtract	W from	literal				
Syntax:	SUBLW I	<b>K</b>					
Operands:	$0 \le k \le 25$	5					
Operation:	$k-(W) \rightarrow$	W					
Status Affected:	N, OV, C,	DC, Z					
Encoding:	0000	0000 1000 kkkk kkkk					
Description		W is subtracted from the eight-bit literal 'k'. The result is placed in W.					
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:	Q Cycle Activity:						
Q1	Q2 Q3 Q4						
Decode	Read literal 'k'	Proce Data		/rite to W			
Example 1:	SUBLW (	)2h					
Before Instruc	tion						
W C	= 01h = ?						
After Instructic W C Z N	= 01h	esult is po	ositive				
Example 2:	SUBLW (	)2h					
Before Instruc W C	= 02h = ?						
After Instruction W = 00h C = 1 ; result is zero Z = 1 N = 0							
Example 3:	SUBLW (	)2h					
Before Instruc W C After Instructic W C Z N	= 03h = ? on = FFh ; (	2's comp esult is n	ement) egative				

SUB	WF	Subtrac	t W from f		
Synta	IX:	SUBWF	f {,d {,a}}		
Opera	ands:	$0 \le f \le 25$	5		
		d ∈ [0,1] a ∈ [0,1]			
Opera	ation:	a ∈ [0,1] (f) – (W) -	\ dest		
	s Affected:	(I) = (W) = N, OV, C,			
Enco		0101	11da ffi	f ffff	
	ription:				
Desci	ipion.	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
				Literal Offset	
Word	s:	1			
Cycle	S:	1			
QCy	cle Activity:				
г	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	Write to destination	
Exam	ple 1:	SUBWF	REG, 1, 0		
	Before Instruc		-, , -		
	REG W	= 3 = 2 = ?			
	C After Instructio	-			
,	After Instructio REG	= 1			
	W C	= 2 = 1 :r	esult is positive	;	
	Z N	= 0 = 0			
Exam		SUBWF	REG, 0, 0		
	Before Instruc	tion	-, -, -		
	Before Instruction REG = 2 W = 2				
	С	= 2 = ?			
/	C After Instructio	= 2 = ?			
1	C After Instructic REG W	= 2 = ? on = 2 = 0	asult is zoro		
,	C After Instructic REG W C Z	= 2 = ? on = 2 = 0 = 1 ; r = 1	esult is zero		
	C After Instructio REG W C Z N	= 2 = ? on = 2 = 0 = 1 ;r = 1 = 0			
Exam	C After Instructic REG W C Z N N uple <u>3</u> :	= 2 = ? on = 2 = 0 = 1 ; r = 1 = 0 SUBWF	result is zero REG, 1, 0		
Exam	C After Instructio REG W C Z N nple 3: Before Instruc REG	= 2 = ? on = 2 = 0 = 1 ; r = 1 = 0 SUBWF tion = 1			
Exam	C After Instruction REG W C Z N N uple <u>3</u> : Before Instruc	= 2 = ? on = 2 = 0 = 1 ; r = 1 = 0 SUBWF			
<u>Exam</u> I	C After Instruction REG W C Z N N sple 3: Before Instruct REG W C After Instruction	= 2 = ? = 2 = 0 = 1 ; r = 1 ; r = 0 SUBWF tion = 1 = 2 = ?	REG, 1, 0	.)	
<u>Exam</u> I	C After Instruction REG W C Z N N nple 3: Before Instruct REG W C After Instruction REG W	= 2 = ? m = 2 = 0 = 1 ; r = 1 = 0 SUBWF tion = 1 = 2 = ? m = FFh ;(2)	REG, 1, 0 2's complement		
<u>Exam</u> I	C After Instruction REG W C Z N Nuple <u>3</u> : Before Instruct REG W C After Instruction REG	= 2 = ? m = 2 = 0 = 1 ; r = 1 = 0 SUBWF tion = 1 = 2 = ? m = FFh ;(2)	REG, 1, 0		

SUBWFB		otract	 W from f v	vith	Borrow	
Syntax:	SUE	BWFB	f {,d {,a}}			
Operands:	0 ≤ 1	f ≤ 255				
		[0,1]				
Operation		[0,1]				
Operation:			$\overline{C}$ ) $\rightarrow$ dest			
Status Affected: Encoding:		DV, C, D			fff	
Description:		0101 10da ffff ffff				
Description.	Subtract W and the CARRY flag (borrow) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	(	Q2	Q3		Q4	
Decode		ead ster 'f'	Process Data		Write to destination	
Example 1:		JBWFB	REG, 1,		acountation	
Before Instruc		DWLD	REG, I,	0		
REG ₩ C	= = =	19h 0Dh 1	(0001 1 (0000 1			
After Instructio REG <sup>W</sup> C	on = = =	0Ch 0Dh 1	(0000 ) (0000 )			
Z N	=	0 0	; result is	spos	ositive	
Example 2:	SU	JBWFB	REG, 0,		-	
Before Instruc		4.51				
REG W C	= = =	1Bh 1Ah 0	(0001 1 (0001 1	1011 1010		
After Instructio REG W C	on = = =	1Bh 00h 1	(0001 3	1011	)	
Z	=	1	; result is	szerc	)	
N Example 3:	=	0	DEC 1	0		
Example 3: Before Instruc		JBWFB	REG, 1,	0		
REG W C	= = =	03h 0Eh 1		0011 1110	,	
After Instructio REG	=	F5h	(1111 ( ; <b>[2's con</b>	np]		
W C	=	0Eh 0	(0000	1110	)	
Z N	= =	0 1	; result is	s neg	ative	

SWAPF	Swap f	Swap f					
Syntax:	SWAPF f	SWAPF f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Operation:		$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$					
Status Affected:	None	None					
Encoding:	0011	10da	ffff	ffff			
	is placed in placed in re If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode wher Section 25	'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Dat		Vrite to stination			
Example: Before Instruc REG		REG, 1,	0				
After Instruction REG							

### 查询PIC18F24K22供应商

TBL	RD	Table Rea	d			
Synta	ax:	TBLRD ( *; *	*+; *-;	+*)		
Oper	ands:	None				
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;				
Statu	s Affected:	None				
Enco	ding:	0000	000	00	0000	0 10nn nn=0 * =1 *+ =2 *- =3 +*
		of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte				) points to hory. TBLPTR Significant Byte ram Memory
		The TBLED	instru	ction	Word can mo	dify the value
		of TBLPTR				
		<ul> <li>no chang</li> </ul>				
		<ul><li>post-incre</li><li>post-decr</li></ul>		ŧ		
		<ul> <li>post-deci</li> <li>pre-increi</li> </ul>		ſ		
Word	ls:	1				
Cycle	es:	2				
-	ycle Activity					
	Q1	Q2			Q3	Q4
	Decode	No			No	No
		operatio		оре	eration	operation
	No operation	No operation (Read Prog		оре	No eration	No operation (Write TABLAT

#### TBLRD Table Read (Continued)

Example1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	55h
TBLPTR MEMORY	(004356)	)	=	00A356h 34h
After Instruction		')		0411
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	AAh
TBLPTR	104 4 9574		=	01A357h
MEMORY MEMORY			=	12h 34h
After Instruction		-,		
TABLAT			=	34h
TBLPTR			=	01A358h

Memory)

### 查询PIC18F24K22供应商

TBLWT	Table W	rite			
Syntax:	TBLWT ( '	; *+; *-; +*	f)		
Operands:	None				
Operation:	if TBLWT* (TABLAT) TBLPTR - if TBLWT*	$\rightarrow$ Holding - No Chan +,	ge;		
	$(TABLAT) \rightarrow$ Holding Register; $(TBLPTR) + 1 \rightarrow TBLPTR;$ if TBLWT*-, $(TABLAT) \rightarrow$ Holding Register; $(TBLPTR) - 1 \rightarrow TBLPTR;$ if TBLWT+*, $(TBLPTR) + 1 \rightarrow TBLPTR;$ $(TABLAT) \rightarrow$ Holding Register;				
Status Affected:	None	·			
Encoding:	0000	0000	0000	11nn	
				nn=0 *	
				=1 *+	
				=2 *-	
Descriptions	This is star			=3 +*	
Description:	This instru TBLPTR t				
				T is written	
	to. The ho				
	program t				
	Memory (I				
	details on			r additional	
	The TBLP				
	each byte	•	•	, <b>.</b>	
	TBLPTR h	nas a 2-MI	- Byte addre	ess range.	
	The LSb c				
	byte of the	e program	memory I	ocation to	
	access.	PTR[0] = 0	· Least 9	Significant	
	IDLI	11([0] = 0	Byte of	f Program	
	TRIF	PTR[0] = 1		y Word	
	IDLI	11(0] - 1	Byte of	f Program	
	The TBLW	⊤ instruct		y Word odify the	
	value of T			carry the	
	<ul> <li>no char</li> </ul>	nge			
	<ul> <li>post-ind</li> </ul>	crement			
	<ul> <li>post-de</li> </ul>	crement			
	<ul> <li>pre-incr</li> </ul>	rement			
Words:	1				
Cycles:	2				
Q Cycle Activity:					
,,·	Q1	Q2	Q3	Q4	
	Decode	No	No	No	
	Decoue		operation	operation	
	No	No	No	No	
	-	operation		-	
		(Read		(Write to	
		TABLAT)		Holding	

TABLAT)

### TBLWT Table Write (Continued) Example1: TBLWT \*+;

Example1:	TBLWT *+;		
Before Instru	ction		
		=	55h 00A356h
(00A35		=	FFh
After Instruct	ions (table write	comp	letion)
TABLAT		= .	55h
TBLPTF	र	=	00A357h
	IG REGISTER		
(00A35	56h)	=	55h
Example 2:	TBLWT +*;		
Before Instru	ction		
TABLAT	•	=	34h
TBLPTF		=	01389Ah
(01389	IG REGISTER Ah) IG REGISTER	=	FFh
(01389		=	FFh
After Instruct	ion (table write o	comple	etion)
TABLAT	`	= '	34h
TBLPTF	र	=	01389Bh
(01389		=	FFh
HOLDIN (01389	NG REGISTER 9Bh)	=	34h

Holding Register)

### 查询PIC18F24K22供应商

TST	FSZ	Test f, ski	Test f, skip if 0			
Synta	ax:	TSTFSZ f {	,a}			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
Oper	ation:	skip if f = 0				
Statu	s Affected:	None				
Enco	ding:	0110	011a fff	f fff		
Desc	ription:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	s:	1				
Cycle		1(2)				
Q C	ycle Activity: Q1 Decode	Q2 Read	Q3 Process	Q4 No		
lf sk	in:	register 'f'	Data	operation		
II SK	ιρ. Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
lf sk	ip and followed	-				
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
	No	No	No	No		
	operation	operation	operation	operation		
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :						
	Before Instruc	tion				
	PC After Instructio		dress (HERE)	)		
	After Instruction If CNT PC If CNT PC	= 00 = Ad ≠ 00	dress (ZERO)			

XOR	RLW	Exclusiv	Exclusive OR literal with W				
Synta	ax:	XORLW	XORLW k				
$Operands: \qquad \qquad 0 \leq k \leq 255$							
Operation: (W) .XOR. $k \rightarrow W$							
Statu	s Affected:	N, Z					
Enco	ding:	0000	1010	kkkk	kkkk		
Desc	ription:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Word	s:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data		rite to W		
<u>Exan</u>	<u>nple</u> : Before Instruc	XORLW	0AFh				

W = B5h After Instruction

W = 1Ah

 $\ensuremath{\textcircled{}^{\odot}}$  2010 Microchip Technology Inc.

XORWF Exclusive OR W with f					
Syntax:	XORWF f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$				
Operation:	(W) .XOR. (f) $\rightarrow$ dest				
Status Affected:	N, Z				
Encoding:	0001 10da ffff ffff				
Description: Exclusive OR the contents of W wit register 'f'. If 'd' is '0', the result is st in W. If 'd' is '1', the result is stored I in the register 'f' (default). If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank. If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index Literal Offset Mode" for details.					
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	ReadProcessWrite toregister 'f'Datadestination				
Example: Before Instruct REG W After Instruction REG W	= AFh = B5h				

#### 查询PIC18F24K22供应商 25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18(L)F2X/4XK22 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2 "Extended Instruction Set**". The opcode field descriptions in Table 25-1 apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM™ Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

**Note:** In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Status	
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
	ũ ũ	z <sub>d</sub> (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2,	1	1110	1010	kkkk	kkkk	None
	£ 1.	decrement FSR2		1110	1001	6.61.1		News
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

#### TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 查询PIC18F24K22供应商 EXTENDED INSTRUCTION SET 25.2.2

ADD	FSR	Add Literal to FSR					
Synta	ax:	ADDFSR	ADDFSR f, k				
Oper	ands:	0 = 11 = 00	0 ≤ k ≤ 63 f ∈ [ 0, 1, 2 ]				
Oper	ation:	FSR(f) + k	$FSR(f) + k \rightarrow FSR(f)$				
Statu	s Affected:	None					
Enco	ding:	1110	1000	ffk	k	kkkk	
Desc	ription:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read	Proce	SS	۷	Vrite to	
		literal 'k'	Data	1		FSR	

ADDFSR 2, 23h

03FFh

0422h

ADDULNK	Add Lite	Add Literal to FSR2 and Return				
Syntax:	ADDULN	ADDULNK k				
Operands:	$0 \le k \le 63$					
Operation:	$FSR2 + k \rightarrow FSR2$ ,					
	$(TOS) \rightarrow$	$(TOS) \rightarrow PC$				
Status Affected:	None					
Encoding:	1110	1000	11kk	kkkk		
Description:	executed TOS. The instri execute; the secor This may case of th where f =	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:	1					
Cycles:	2					

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	0422h
PC	=	(TOS)

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

DS41412C-page 410

Example:

Before Instruction FSR2

After Instruction

FSR2

=

=

### 查询PIC18F24K22供应商

CAL	CALLW Subroutine Call Using WREG					
Synta	ax:	CALLW				
Oper	ands:	None				
Oper	ation:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$				
Statu	s Affected:	cted: None				
Enco	oding:	0000	0000 000	01 0100		
Desc	ription	pushed ont contents of existing val contents of latched into respectively executed as new next in Unlike CAL	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.			
Word	ls:	1				
Cycle	es:	2				
	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read WREG	PUSH PC to stack	No operation		
	No	No	No	No		
	operation	operation	operation	operation		
Exan	<u>nple</u> : Before Instruc	HERE tion	CALLW			
Before Instruction $\begin{array}{rcl} PC &= & address (HERE) \\ PCLATH &= & 10h \\ PCLATU &= & 00h \\ W &= & 06h \\ \end{array}$ After Instruction $\begin{array}{rcl} PC &= & 001006h \\ TOS &= & address (HERE + 2) \\ PCLATH &= & 10h \\ PCLATU &= & 00h \\ W &= & 06h \\ \end{array}$						

MO	/SF	exed to f					
Synta	ax:	MOVSF [z	<u>z_s],</u> f <sub>d</sub>				
Oper	ands:		$\begin{array}{l} 0 \leq z_{s} \leq 127 \\ 0 \leq f_{d} \leq 4095 \end{array}$				
Oper	ation:	((FSR2) + z	$(z_s) \rightarrow f_d$				
Statu	s Affected:	None					
1st w	oding: /ord (source) word (destin.)	1110 1111	1011 Oz ffff ff	3			
Desc	ription:	The contents of the source register are moved to destination register ' $f_d$ '. The actual address of the source register is determined by adding the 7-bit literal offset ' $z_s$ ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' $f_d$ ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.					
Word	ls:	2					
Cycle	es:	2					
	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Determine	Determine	Read			
	Decide	source addr	source addr	source reg			
	Decode	No operation	No operation	Write register 'f'			
		No dummy		(dest)			
		read					
Exan	nple:	MOVSF	[05h], REG2	2			
	Before Instruc FSR2 Contents	= 80	h				
	of 85h REG2	= 33 = 11					
	After Instructio						
	FSR2 Contents	= 80	h				
	of 85h REG2	= 33 = 33					

MOVSS	Move Inc	lexed to	Indexed	l		
Syntax:	MOVSS	MOVSS [z <sub>s</sub> ], [z <sub>d</sub> ]				
Operands:	0	$0 \le z_s \le 127$ $0 \le z_d \le 127$				
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z <sub>d</sub>	)		
Status Affected:	None					
Encoding: 1st word (source) 2nd word (dest.)	1110 1011 1zzz zzzz <sub>s</sub> 1111 xxxx xzzz zzzz <sub>d</sub>					
Description	moved to a addresses registers a 7-bit literal respective registers of the 4096-b (000h to F The MOVS PCL, TOS destination If the result an indirect value retur resultant d an indirect	1111xxxxxzzzzzzz_dThe contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets 'zs' or 'zd', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the				
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine dest addr	Determine dest addr	Write to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instructi	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction	ı		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	Store Lit	eral a	t FSR	2, Decr	em	ent FSR2
Syntax:	PUSHL k					
Operands:	$0 \le k \le 25$	5				
Operation:	$k \rightarrow (FSR FSR2 - 1$		R2			
Status Affected:	None					
Encoding:	1111	10	010	kkkk		kkkk
	memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack.					
Words:	1					
Cycles:	1					
Q Cycle Activity	/:					
Q1	Q2	2		Q3		Q4
Decode	Read	ʻk'		ocess lata		Write to estination
<u>Example</u> : Before Inst		L 081	ı			
	H:FSR2L ory (01ECh)		=	01ECh 00h		
After Instru	ction					

FSR2H:FSR2L	=	01EBh
Memory (01ECh)	=	08h

### 查询PIC18F24K22供应商

SUB	FSR	Subtract Literal from FSR						
Synta	ax:	SUBFSR	SUBFSR f, k					
Opera	ands:	$0 \le k \le 63$	$0 \le k \le 63$					
		$f \in [ \ 0, \ 1,$	f ∈ [ 0, 1, 2 ]					
Opera	ation:	FSR(f) – ł	$FSR(f) - k \rightarrow FSRf$					
Statu	s Affected:	None	None					
Enco	ding:	1110	1110 1001 ffkk kkkk					
Desc	ription:	The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.						
Word	s:	1						
Cycle	es:	1						
QC	vcle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proce Dat		Write to estination			
-								

Example: SUBFSR 2, 23h

Before Instruction FSR2 = 03FFh

After Instruct	ion	
FSR2	=	03DCh

Syntax:	SU	IBULNK k			
Operands:	0 ≤	$0 \le k \le 63$			
Operation:	FS	$FSR2 - k \rightarrow FSR2$			
	(TC	$(TOS) \rightarrow PC$			
Status Affected:	No	ne			
Encoding:	1	.110 10	01	11kk	kkkk
Words: Cycles:	contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2. 1 2				
O Cuala Activit	.y.	Q2		Q3	Q4
Q Cycle Activit		Read	1	ocess	Write to
Q Cycle Activit	9	register 'f'		Data	destinatio
Q1	9		[	Data No	destination No

Example: SUBULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	03DCh
PC	=	(TOS)

#### © 2010 Microchip Technology Inc.

### 查询PIC18F24K22供应商

#### 25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause le	gacy applicat	tions
	to behave	errat	ically or fa	ail entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 5.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

### 25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM<sup>TM</sup> assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{y}$ , or the PE directive in the source listing.

#### 25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18(L)F2X/ 4XK22, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

AD	OWF	ADD W to (Indexed			t m	ode)
Synt	ax:	ADDWF	[k] {,d}			
Ope	rands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d  \in  [0,1] \end{array}$				
Oper	ration:	(W) + ((FSF	R2) + k) -	$\rightarrow$ des	t	
Statu	us Affected:	N, OV, C, D	)C, Z			
Enco	oding:	0010 01d0 kkkk kkkk				
Desc	cription:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).				
Word	ds:	1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read 'k'	Proce Dat		-	Vrite to stination
Exar	<u>mple</u> :	ADDWF	[OFST]	, 0		
	Before Instructi	on				
	W OFST FSR2 Contents of 0A2Ch After Instructior	= = = =	17h 2Ch 0A00h 20h	ı		
	W Contents of 0A2Ch	=	37h 20h			

BSF	:	Bit Set Indexed (Indexed Literal Offset mode)				
Synta	ax:	BSF [k], b	)			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$				
Oper	ration:	$1 \rightarrow ((FSR)$	2) + k) <b< td=""><td>&gt;</td><td></td><td></td></b<>	>		
Statu	is Affected:	None				
Enco	oding:	1000 bbb0 kkkk kkkk			kkkk	
Desc	cription:	Bit 'b' of the offset by th	0			y FSR2,
Word	ords: 1					
Cycles: 1						
QC	ycle Activity:					
	Q1	Q2	Q3	5		Q4
	Decode	Read register 'f'	Proce Dat			rite to tination
Exan	nple:	BSF	[FLAG_C	FST],	7	
Before Instruction FLAG_OFST FSR2 Contents of 0A0Ah After Instruction		FST = = =	0Ah 0A00ł 55h	ı		
	Contents of 0A0Ah	=	D5h			

SETF	Set Indexed (Indexed Literal Offset mode)					
Syntax:	SETF [k]					
Operands:	$0 \leq k \leq 95$	$0 \le k \le 95$				
Operation:	FFh  ightarrow ((FS))	$FFh \rightarrow ((FSR2) + k)$				
Status Affected:	None					
Encoding:	0110	1000	kkkk	kkkk		
Description:	The contents of the register indicated by FSR2, offset by 'k', are set to FFh.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read 'k'	Proce Data		Write register		
Example:	SETF	[OFST]				
Before Instruction						

OFST	=	2Ch
FSR2	=	0A00h
Contents of 0A2Ch	=	00h
After Instruction		
Contents of 0A2Ch	=	FFh

#### 查询PIC18F24K22供应商

#### 25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F2X/4XK22 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

#### 查询PIC18F24K22供应商 26.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

#### 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 查询PIC18F24K22供应商

#### 26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

#### 26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 查询PIC18F24K22供应商 **26.7 MPLAB SIM Software Simulator**

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 查询PIC18F24K22供应商

#### 26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

#### 26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### 查询PIC18F24K22供应商 27.0 ELECTRICAL CHARACTERISTICS

27.0 ELECTRICAL CHARACTERISTICS	$\land$
Absolute Maximum Ratings <sup>(†)</sup>	
Ambient temperature under bias	40°C to +125°C
Storage temperature	
Voltage on any pin with respect to Vss (except VDD, and MCLR)	0,3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	
PIC18LF46K22	0.3V to +4.5V
PIC18F46K22	
Voltage on MCLR with respect to Vss (Note 2)	
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin (-40°C to +85°C)	300 mA
Maximum current out of Vss pin (+85°C to +125°C)	125 mA
Maximum current into VDD pin (-40°C to +85°C)	200 mA
Maximum current into VDD pin (+85°C to +125°C)	85 mA
Input clamp current, Iıк (Vı < 0 or Vı > Vɒɒ)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports (-40°C to +85°C)	200 mA
Maximum current sunk by all ports (+85°C to +125°C)	110 mA
Maximum current sourced by all ports (-40°C to +85°C)	185 mA
Maximum current sourced by all ports (+85°C to +125°C)	
$\sim$	

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD  $-\Sigma$  IOH}  $+\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$ (VOL x IOL)
  - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 查询PIC18F24K22供应商 FIGURE 27-1: PIC18(L)F46K22 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)





FIGURE 27-2: PIC18(L)F46K22 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED TEMPERATURE)



### 查询PIC18F24K22供应商

### 27.1 DC Characteristics: Supply Voltage, PIC18(L)F2X/4XK22

PIC18(	L)F2X/4X	K22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol	Chara	Characteristic		Тур	Мах	Units	Conditions	
D001	Vdd	Supply Voltage PIC18LF2X/4XK22		1.8	—	3.6	V		
			PIC18F2X/4XK22	1.8	—	5.5	V_		
D002	Vdr	RAM Data Retention	on Voltage <sup>(1)</sup>	1.5	_	—	$\langle v \rangle_{r}$		
D003	VPOR	VDD Start Voltage to Power-on Reset sig			—	0.7	X	See section on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to en Power-on Reset sig		0.05	_ <		V/ms	See section on Power-on Reset for details	
D005	VBOR	Brown-out Reset V	oltage	. (			7 /		
		BORV<1:0> = 11 <sup>(2)</sup>			٦,9		-¥_⁄	ſ	
		BORV<1:0> = 10		$\langle \cdot \rangle$	2.2	$\langle - \rangle$	V		
		BORV<1:0> = 01	$\land$		2.5	$\geq$	V		
		BORV<1:0> = 00 <sup>(3)</sup>		$\searrow$	2.85	$\succ$	V		

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, operation is supported until a BOR occurs. This is valid although VDD may be below the minimum rated supply voltage.

**3:** With BOR enabled, full-speed operation (Fose = 64 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

© 2010 Microchip Technology Inc.

### 查询PIC18F24K22供应商

PIC18L	F2X/4XK22	<b>Standar</b> Operatir			nditions( ≥ 40°C-	( <b>unless o</b> ≤ TA ≤ +12		e stated)				
PIC18F	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$										
Param No.	Device Characteristics	Typ +25°C	Тур +60°С	Max +85°C	Max +125°C	Units	VDD	Conditions				
Power-c	down Base Current (IPD) <sup>(1)</sup>						~					
D006	Sleep mode	0.02		2	10	μΑ	1,8V	WDT, BOR, FVR and				
		0.02		2	10	μΑ	3.0V	SOSC disabled, all Periph-				
		10		25	35	_^μA	1.8V <	erals inactive				
		11		25	35	μA	3.0					
		12		25	35	HA HA	5.0V					
Power-o	down Module Differential Cu	irrent (de	lta IPD)				$\supset$					
D007	Watchdog Timer	0.3		2.5 <	2,5	μA	1.8V					
		0.5		2⁄.5	2.5	μA	3.0V					
		0.3		2.5	2.5	μΑ	1.8V					
		0.5	$\sim$	2.5	2:5	μA	3.0V					
		0.5	$\langle \cdot \rangle$	2.5	2.5	μA	5.0V					
D008	Brown-out Reset (2)	10 /		20	<u></u> 20	μΑ	2.0V					
		12		20	20	μA	3.0V	•				
		25		40	40	μA	2.0V					
	~	30		50	50	μA	3.0V					
	$\langle$	65	$\land$	90	90	μA	5.0V					
D009	Brown-out Reset <sup>(2)</sup>	0.0		0.0	0.0	μA	1.8V- 3.6V	Sleep mode, BOREN<1:0> = 10				
		0.0		0.0	0.0	μΑ	1.8V- 5.5V					
D010	High/Løw Voltage Detest (2)	TBD		TBD	TBD	μΑ	2.0V					
		TBD		TBD	TBD	μA	3.0V					
		TBD		TBD	TBD	μA	2.0V					
	$\left  \right\rangle \left  \right\rangle$	TBD		TBD	TBD	μA	3.0V					
		TBD		TBD	TBD	μA	5.0V					

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

**2:** BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

**3:** A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

#### 查询PIC18F24K22供应商 DC Characteristics: Power-Down Current, PIC18(I) F2X/4XK22 (Continued) 27 2

PIC18L	_F2X/4XK22	<b>Standar</b> Operatir			nditions( ≥ 40°C-	( <b>unless c</b> ≦ Ta ≤ +12		e stated)
PIC18	F2X/4XK22		rd Opera		nditions( -40°C ≤	( <b>unless c</b> ≦ TA ≤ +12		e stated)
Param No.	Device Characteristics	Тур +25°С	Тур +60°С	Max +85°C	Max +125°C	Units	VDQ	Conditions Notes
D011	Secondary Oscillator	0.8		3	3	μA	1.8V	
		0.9		4	4	μA	3.0V	32 kHz on SOSC
		0.8		3	3	μÀ	1.8V	
		0.9		4	4	μΑ \	3.0V	
		1		5	5	μΑ	\5.0V	
D013	A/D Converter <sup>(3)</sup>	200				μÂ	1.8V	
		260			$\bigvee$	μA	3.0V	A/D on, not converting
		200				μΑ	1.8V	, not converting
		260		$\wedge$		<b>∕</b> μΑ	3.0V	-
		260		$\mathbb{N}$	$\searrow$	μΑ	5.0V	
D014	A/D Converter <sup>(3)</sup>		$\sim$	$\Box D$	$\geq$	μΑ	1.8V	
		<			$\sim$	μΑ	3.0V	Adder to A/D current for
		$\square \bigcirc$		$\searrow$		μΑ	1.8V	FRC conversion clock.
				$\searrow$		μΑ	3.0V	-
			$\searrow$			μA	5.0V	
D015	Comparators	9	<u> </u>	15	15	μΑ	1.8V	-
	$\land$	9	/	15	15	μA	3.0V	LP mode
		¥/		15	15	μΑ	1.8V	-
		¥ Y		15	15	μΑ	3.0V	
<b>D</b> 1 6		9		15	15	μA	5.0V	
D16	Comparators	50		80	80	μA	1.8V	
		50		80	80	μA	3.0V	HP mode
		50		80	80	μΑ	1.8V	
$/ \cap$		50		80	80	μΑ	3.0V	
Noto 1	[/	50		80	80	μA	5.0V	e. Power down current is

Note 1/. The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

#### 查询PIC18F24K22供应商

#### 27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

PIC18L	_F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
PIC18F	F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param	Device Characteristics	Тур	Тур	Max	Мах	Units		Conditions				
No.		+25°C	+60°C	+85°C	+125°C		VDD	Notes				
D017	DAC	12		20	20	μΑ	1.8V					
		20		30	30	μΑ	3.0V	$\downarrow$ $\checkmark$				
		12		20	20	μA	\1.8V					
		20		30	30	μΑ	3.0V					
		33		50	50	μÀ	5.0V					
D018	FVR	15		25	25	μÂ	<b>∖</b> .8V					
		15		25	25	μA	_3.0V					
		30		45 <	45	μA	1.8V	]				
		35		55	55	μÂ	3.0V	]				
		70		100	100	μΑ	5.0V	]				

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all 4Q pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

**3:** A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

DS41412C-page 426

### 查询PIC18F24K22供应商

PIC18LF	2X/4XK22	<b>Standar</b> Operatir	•	•	nditions (unless of -40°C $\leq$ TA $\leq$ +	,	
PIC18F2	X/4XK22	<b>Standar</b> Operatir			nditions (unless of -40°C $\leq$ TA $\leq$ -		$\sum$
Param No.	Device Characteristics	Тур	Мах	Units		Conditions	
D020	Supply Current (IDD) <sup>(1),(2)</sup>	5.0	14	μA	-40°C		
		4.0	14	μA	+25°C	$\sim$	$\land$
		4.0	-	μA	+60°C	Vpp = 1.8V	
		4.5	18	μA	+85°C	$\land \land ? \sim$	
		7.0	30	μA	125°C		Fosc = 31 kHz ( <b>RC_RUN</b> mode,
D021		8.0	20	μA	-40°C		LFINTOSC source
		7.0	20	μA	+25°C	$\backslash$	
		7.0	—	μA	<+60°C	VD9 = 3.0V	
		7.5	22	μA	+85°C		
		10.0	35	μA	+125°C	<u>\</u>	
D022		12	50	μA	-40°C		
		15	50	_ Aμ	+25°C	VDD = 1.8V	
		17	50	μA	<u>+</u> 85°C <sup>∨</sup>		
		20	ø0.	μA	+125°C		_
D023		16	50	HA.	40°C		
		19	50	μA	── +25°C	VDD = 3.0V	Fosc = 31 kHz ( <b>RC_RUN</b> mode, LFINTOSC source)
		23	50	μÀ	/ +85°C		
		25	60	μA	+125°C		-
	$\land$	17	50	μA	-40°C		
D024	$\langle \rangle$	21	50	μA	+25°C	VDD = 5.0V	
	$ $ $\land$	24	50	μA	+85°C		
		28	60	μA	+125°C		
D025		0.12	0.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 κHz ( <b>RC_RUN</b> mode,
D026		0.15	0.30	mA	-40°C to +125°C	VDD = 3.0V	MFINTOSC source
D027		0.16	0.30	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 kHz
D028		0.20	0.40	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode,
D029		0.25	0.50	mA	-40°C to +125°C	VDD = 5.0V	MFINTOSC source
D030 /	$\overline{)}$	0.30	0.50	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz
D031	$)$ $\rightarrow$	0.40	0.70	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode, HFINTOSC source
<b>5632</b> /		0.35	0.60	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz
D033	$\langle \rangle$	0.45	0.80	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,
D034	$\searrow$	0.55	0.90	mA	-40°C to +125°C	VDD = 5.0V	HFINTOSC source

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss; MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).

#### 查询PIC18F24K22供应商

#### 27.3 DC Characteristics: RC Run Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF2	2X/4XK22	<b>Standar</b> Operatir	•	•	nditions (unless of -40°C $\leq$ TA $\leq$ -	,				
PIC18F2X	(/4XK22	<b>Standar</b> Operatir	•	•	g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Device Characteristics	Тур	Max	Units		Conditions				
D035		1.0	1.7	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz			
D036		1.7	2.8	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode, HFINTOSC source)			
D037		1.2	1.9	mA	-40°C to +125°C	Vpp = 1.8V	Fosc = 16 MHz			
D038		2.0	3.2	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode,			
D039		2.3	3.6	mA	-40°C to +125°C	VQD = 5.0V	HFINTOSC source)			
D041		6.5	10	mA	-40°C/to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>RC_RUN</b> mode, HFINTOSC + PLL source)			
D043		7.0	11.0	mA	40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz			
D044		7.9	12.0	mA	40°C to +125°C	Vdd = 5.0V	( <b>RC_RUN</b> mode, HFINTOSC + PLL source)			

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and sircuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

- 2: The test conditions for all IDD measurements in active operation mode are: All I/O pins set as outputs driven to Vss;
  - MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).

#### 查询PIC18F24K22供应商

PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
PIC18F2	X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Device Characteristics	Тур	Max	Units		Condition	s					
D045	Supply Current (IDD) <sup>(1),(2)</sup>	2.5	8	μA	-40°C	~	$\overline{\boldsymbol{X}}$					
		1.5	8	μA	+25°C							
		1.5		μA	+60°C	VDD = 1,8V	$\sum$					
		2.0	10	μA	+85°C							
		4.0	25	μA	+125°¢		Fosc = 31 kHz ( <b>RC_IDLE</b> mode,					
D046		3.0	10	μA	-40°C	$\setminus$ $\vee$	LFINTOSC source)					
		2.0	10	μA	+25°C	$\sim$	,					
		2.0	_	μA	+68°C	VDD = 3.0V						
		2.5	12	μA	+85°C	>						
		5.0	30	JuA	+125°Ç ∕							
D047		10	50	Ay	-40°C							
		13	50~	μÀ	+25°C	VDD = 1.8V						
		15	<u>ر</u> ه کې	uA	↓ <b>\ +8</b> 5°C	VDD - 1.0V						
		18	60	μA	+125°C							
D048		12	50	μĄ	-40°C							
		14	50	μΑ `	+25°C	VDD = 3.0V	Fosc = 31 kHz ( <b>RC_IDLE</b> mode,					
		17	50	иA	+85°C	VDD - 0.0V	LFINTOSC source)					
		20	60	μA	+125°C							
D049	$\land$	13	/ 50	μA	-40°C							
		16~	<b>⁄</b> 50	μA	+25°C	VDD = 5.0V						
			50	μA	+85°C	100 0.01						
		23	60	μA	+125°C							
D050		0.10	0.20	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 KHz					
D051		0.12	0.25	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode, MFINTOSC source					
D052		0.13	0.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 кНz					
D053		0.15	0.30	mA	-40°C to +125°C	VDD = 3.0V	(RC_IDLE mode,					
D054	$)) \lor$	0.20	0.40	mA	-40°C to +125°C	VDD = 5.0V	MFINTOSC source					
D055	1	0.25	0.40	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz					
D056	$\boldsymbol{\boldsymbol{\bigwedge}}$	0.35	0.60	mA	-40°C to +125°C		(RC_IDLE mode,					

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

2: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### 查询PIC18F24K22供应商

#### 27.4 DC Characteristics: RC Idle Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
PIC18F2	X/4XK22			<b>erating</b> nperatu	$\begin{array}{llllllllllllllllllllllllllllllllllll$		tated)			
Param No.	Device Characteristics	Тур	Max	Units	Conditions					
D057		0.3	0.50	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz			
D058		0.4	0.70	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,			
D059		0.45	0.80	mA	-40°C to +125°C	VDD = 5.0V	HEINTOSC source)			
D060		0.5	0.9	mA	-40°C to +125°C		Føsc = 16 MHz			
D061		0.8	1.4	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_IDLE</b> mode, HFINTOSC source)			
D062		0.6	1.0	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz			
D063		0.9	1.4	mA	-40°C/to +125°C	$\bigvee$ VDR = $3.0V$	( <b>RC_IDLE</b> mode, HFINTOSC source)			
D064		1.1	1.7	mA	-40°C to +125°C	VDD = 5.0V				
D066		2.5	4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>RC_IDLE</b> mode, HFINTOSC + PLL source)			
D068		3.0	5,0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz			
D069		3.5	6.0	mA	40°C to +125°C	VDD = 5.0V	( <b>RC_IDLE</b> mode, HFINTOSC + PLL source)			

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all top measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- $\overline{\text{MCLR}}$  =  $\overline{\text{YDD}}$ ;  $\overline{\text{WDT}}$  enabled/disabled as specified.
- 2: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula k = VDD/2REXT (mA) with REXT in k $\Omega$ .

{

#### 查询PIC18F24K22供应商

#### 27.5 DC Characteristics: Primary Run Supply Current, PIC18(L)F2X/4XK22

PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
PIC18F2	X/4XK22			<b>erating</b> nperatu	<b>Conditions (unle</b> re $-40^{\circ}C \le TA \le$		tated)				
Param No.	Device Characteristics	Тур	Max	Units		Conditions					
D070	Supply Current (IDD) <sup>(1),(2)</sup>	0.07	0.14	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D071		0.12	0.25	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> , EC oscillator)				
D072		0.08	0.20	mA	-40°C to +125°C	VQD ₹1.8V	Fosc = 1 MHz				
D073		0.13	0.25	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> , EC oscillator)				
D074		0.15	0.30	mA	-40°C to +125°C	VDD = 5.0V					
D075		1.2	2.0	mA	-40°¢ to +125°C	VDR = 1.8V	Fosc = 20 MHz				
D076		2.2	3.8	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> , EC oscillator)				
D077		1.4	2.5	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz ( <b>PRI_RUN</b> , EC oscillator)				
D078		2.4	4.0	mA	-40°C to +125°C	VDD = 3.0V					
D079		2.7	4.5	mĄ	-40°C to +125°C	VDD = 5.0V					
D080		6.5	, F	A	-40°C to +125°C	Vdd = 3.0V	Fosc = 64 MHz ( <b>PRI_RUN</b> , EC oscillator)				
D081		6.8	11	mA	240°C to +125°C	VDD = 3.0V	Fosc = 64 MHz				
D082		7.5	13	mA	-40°C to +125°C	VDD = 5.0V	( <b>PRI_RUN</b> , EC oscillator)				
D083		1.0	1,7	тА	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz				
D084		1.8	3.2	mA	-40°C to +125°C	Vdd = 3.0V	16 MHz Internal ( <b>PRI_RUN, EC +</b> <b>PLL</b> )				
D085		<u>/1,0</u>	1.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz				
D086		/1.9	3.5	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal ( <b>PRI_RUN, EC +</b>				
D087		2.2	4.0	mA	-40°C to +125°C	VDD = 5.0V	PLL)				
D088		6.5	10	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal ( <b>PRI_RUN, EC +</b> <b>PLL</b> )				

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as VO pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI-IDLE only).

#### 查询PIC18F24K22供应商

#### 27.5 DC Characteristics: Primary Run Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF	2X/4XK22		-	rd Operating Conditions (unless otherwise stated) ng temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2	X/4XK22		candard Operating Conditions (unless otherwise stated) perating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param No.	Device Characteristics	Тур	Мах	Units		Conditions	$\sum$			
-										
D089		6.8	11	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz			

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all t/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

OSC1 = external square wave, from raik to-rail (PRI\_RUN and PRI-IDLE only).

 $\bigwedge$ 

### 查询PIC18F24K22供应商

### 27.6 DC Characteristics: Primary Idle Supply Current, PIC18(L)F2X/4XK22

PIC18LF	2X/4XK22		•	erating	Conditions (unle re -40°C ≤ TA ≤		tated)		
PIC18F2	X/4XK22			<b>erating</b> nperatu	re $-40^{\circ}C \le TA \le$		tated)		
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D100	Supply Current (IDD) <sup>(1),(2)</sup>	0.025	0.07	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz		
D101		0.045	0.10	mA	-40°C to +125°C	VDD <b>≥ 3</b> .0V	( <b>PRI_IDLE</b> mode, EC oscillator)		
D102		0.04	0.12	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz		
D103		0.06	0.15	mA	-40°C to +125°C	VDQ = 3.0V	( <b>PRI_IDLE</b> mode, EC oscillator)		
D104		0.07	0.17	mA	-40°C to +125°C	VDD <del>=</del> 5.0V	EC oscillator)		
D105		0.45	0.65	mA	-40°C/to+125°C	VQD = 1.8V	Fosc = 20 MHz		
D106		0.75	1.10	mA	-40°C to +125°C	= 3.0V	( <b>PRI_IDLE</b> mode, EC oscillator)		
D107		0.5	0.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz		
D108		0.9	1.5	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode,		
D109		1.1	1.8	mA/	-40°C to +125°C	VDD = 5.0V	EC oscillator)		
D110		2.5	A.	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>PRI_IDLE</b> mode, EC oscillator)		
D111		2.7	4,2	mA	40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz		
D112		3.3	5.0	mA	-40°C to +125°C	VDD = 5.0V	( <b>PRI_IDLE</b> mode, EC oscillator)		
D113	$\land$	0.40	0.70	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 4 MHz		
D114		0.65	1 10	mA	-40°C to +125°C	Vdd = 3.0V	16 MHz Internal ( <b>PRI_IDLE, EC +</b> <b>PLL</b> )		
D115		0.4	0.7	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz		
D116		Ø.7	1.2	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal ( <b>PRI_IDLE, EC +</b>		
D117		0.9	1.5	mA	-40°C to +125°C	Vdd = 5.0V	PLL)		
D118		2.5	4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal ( <b>PRI_IDLE, EC +</b> <b>PLL</b> )		
D119		2.7	5.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz		
D120		3.3	6.0	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal ( <b>PRI_IDLE, EC +</b> <b>PLL</b> )		

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI-IDLE only).

### 查询PIC18F24K22供应商

### 27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4XK22

PIC18LF	2X/4XK22			<b>erating</b> nperatu	Conditions (unle re -40°C ≤ Ta ≤		tated)
PIC18F2	X/4XK22			<b>erating</b> nperatu	Conditions (unlere-40°C ≤ TA ≤		tated)
Param No.	Device Characteristics	Тур	Мах	Units		Conditions	
D130	Supply Current (IDD) <sup>(1),(2)</sup>	4.0	14	μΑ	-40°C		
		4.5	14	μA	+25°C		
		5.0	_	μA	+60°C	VDP = 1.8V	
		5.5	18	μA	+85°C	$\setminus \bigvee \frown$	
		9.0	30	μA	+125°Ç	$\backslash$	Fosc = 32 kHz ( <b>SEC_RUN</b> mode,
D131		7.0	20	μA	-40°C	$\langle \rangle$	SOSC source)
		7.5	20	μA	+25°6	$\sim$	,
		8.0	_	μA	€0°C	<u>VD</u> Ø = 3.0V	
		8.5	22	μA	+85°C		
		11.0	35	μA	+125°C	>	
D132		12	50	<i>μ</i> Α `	-40°C		
		16	50	μĄ	+25°C	VDD = 1.8V	
		19	50	TA/	+85°C	VDU - 1.0V	
		22	60	JLA.	+125°C		
D133		16	50	λų	-40°C		]
		20	50	μÀ	+25°C		Fosc = 32 kHz
		23	50	ŅА	+85°C	VDD = 3.0V	(SEC_RUN mode, SOSC source)
		27	60	νμΑ	+125°C		
D134		18	<i>/</i> 50	μA	-40°C		
		22~	50	μA	+25°C	VDD = 5.0V	
		25	50	μA	+85°C	VDD - 5.0V	
		/30	60	μA	+125°C		
D135		/1.5	8	μΑ	-40°C		
	$  \langle \cap \rangle \setminus \langle \rangle$	2.0	8	μA	+25°C		
		2.5	—	μA	+60°C	Vdd = 1.8V	
		3.0	10	μA	+85°C		
	$\sum \sum (x + y) = x + y + y + y + y + y + y + y + y + y +$	6.0	25	μA	+125°C		Fosc = 32 kHz
D136 /	$)) \lor \\$	2.0	10	μA	-40°C		( <b>SEC_IDLE</b> mode, SOSC source)
$\langle \langle$	//	2.5	10	μA	+25°C		
	$ \langle$	3.0	—	μA	+60°C	VDD = 3.0V	
	$\searrow$	3.5	12	μA	+85°C		
		7.0	30	μA	+125°C		

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

**2:** The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).

#### 查询PIC18F24K22供应商 27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4XK22

<i>21.1</i> L	oc characteristics. So			oomat					
PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2	X/4XK22			<b>erating</b> nperatu	$\begin{array}{llllllllllllllllllllllllllllllllllll$		tated)		
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D137		10	50	μA	-40°C				
		13	50	μΑ	+25°C				
		16	50	μA	+85°C	VBD = 1.8V			
		19	60	μΑ	+125°C		$\triangleright$		
D138		11	50	μA	-40°C		~		
		15	50	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz ( <b>SEC_IDLE</b> mode,		
		18	50	μA	+85°C		SOSC source)		
		22	60	μΑ	₹125°C	$\rightarrow$	,		
D139		13	50	μA	-40°C				
		17	50	μA	< +25°C <	VDD = 5.0V			
		20	50	μA	+85°C	vuu – 5.0v			
		24	60	μA γ	+125°C				

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and sincuit, internal code execution pattern and temperature, also have an impact on the current consumption.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss?

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).

### 查询PIC18F24K22供应商

DC CH4	RACTER	ISTICS	Standard Opera Operating tempe				se stated)
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage			<	$\langle \langle \rangle$	
		I/O ports:				$\nearrow$	
D140		with TTL buffer		_	_	V	
D141		with Schmitt Trigger		—		V	
D142		MCLR		_		V	7
D143		OSC1		_	$\setminus \lor$	V	HS, HSPLL mode
D144		OSC1		$- \wedge$	$\setminus$ (	v	RC, EC modes <sup>(1)</sup>
D145		OSC1		\	$\setminus$	} v́	XT, LP modes
D146		TXCKI			$\searrow$ $\checkmark$ $\checkmark$	V	
	VIH	Input High Voltage		$\sim$			
		I/O ports:	<	$( \setminus \ \setminus )$			
D147		with TTL buffer		$\backslash \not$ $\land$	$\geq$	V	
D148	VIH	with Schmitt Trigger:		$\langle \rightarrow \rangle$		V	2.4V <u>&lt;</u> VDD <u>&lt;</u> 3.6
				$\backslash - \checkmark$		V	VDD < 2.4V
D149	Vih	MCLR		$\searrow$		V V	2.4V <u>&lt;</u> VDD <u>&lt;</u> 3.6\ VDD < 2.4V
D150		OSC1	$\langle \ \rangle $	$\sim$ –		V	HS, HSPLL mode
D151		OSC1	$\langle \ \rangle$	_		v	EC mode
D152		OSC1	$\left  \right\rangle $	—		V	RC mode <sup>(1)</sup>
D153		OSC1		—		V	XT, LP modes
D154		ТХСКІ	~			V	
	lı∟	Input Leakage 1/0 and					$VSS \leq VPIN \leq VDD$ ,
		MCLR <sup>(2),(3)</sup>	//				Pin at high- impedance
			/	F		-	≤ +25°C
D155		I/O ports		5 10		nA nA	≤ +25 C +60°C
		$\frown$		30		nA	+85°C
		$\frown) \land $		100		nA	+125°C
		Input Leakage RA2					
D156	$\mathbb{I} \subset \mathbb{I}$			10		nA	≤ +25°C
/	$\frown$			35		nA	+60°C
	h	$\langle \rangle$		200 400		nA nA	+85°C +125°C
	$ \rangle\rangle$	✓ Input Leakage RA3		400			120 0
D157	111,			10		nA	≤ +25°C
				25		nA	+60°C
	$\left \right\rangle$			70		nA	+85°C
				300		nA	+125°C

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- **4:** Parameter is characterized but not tested.

### 27.8 DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22 (Continued)

DC CHA	RACTER	ISTICS	Standard Opera Operating tempe				se stated)
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
	IPU	Weak Pull-up Current				/ /	$\overline{)}$
D158	Ipurb	PORTB weak pull-up current		90	<	кA	VDB = 3:0V, VPIN =
	Vol	Output Low Voltage					$\langle$
D159		I/O ports		_		V	NQL = 8.5 mA, VDD = 3.0V, -40°C to +85°C
D160		OSC2/CLKOUT (RC, RCIO, EC, ECIO modes)		-~		V	IOL = 1.6 mA, VDD = 3.0V, -40°C to +85°C
	Vон	Output High Voltage <sup>(3)</sup>			$\overline{}$		
D161		I/O ports	~			V	IOH = -3.0 mA, VDD = 3.0V, -40°C to +85°C
D162		OSC2/CLKOUT (RC, RCIO, EC, ECIO modes)				V	IOH = -1.3 mA, VDD = 3.0V, -40°С to +85°С
		Capacitive Loading Specs on Output Pins					
D163 <sup>(4)</sup>	Cosc2	OSC2 pin				pF	In XT, HS and LP modes when external clock is used to drive OSC1
D164	Сю	All I/O prins and OSC2 (in RC mode)		_		pF	To meet the AC Timing Specifications
D165	Св	SCL, SDA				pF	I <sup>2</sup> C™ Specifica- tion

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

### 查询PIC18F24K22供应商

### 27.9 Memory Programming Requirements

DC CH/	ARACTE	RISTICS	Standard C Operating te				ess otherwise stated) 125°C
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications <sup>(1)</sup>				<	
D170	VPP	Voltage on MCLR/VPP/RE3 pin	8	—	9	V	(Note 3), (Note 4)
D171	IDDP	Supply Current during Programming	—	—	10	-mA	
		Data EEPROM Memory				$\langle \rangle \rangle$	$\sim$
D172	ED	Byte Endurance	100K	—	<u> </u>	`€\Ŵ	-40°C to +85°C
D173	Vdrw	VDD for Read/Write (PIC18LF)	1.8	_ <	3.6		Using EECON to read/write
D174	VDRW	VDD for Read/Write (PIC18F)	1.8	<u> </u>	5.5	V	
D175	TDEW	Erase/Write Cycle Time	- /	4		-⁄ms	
D176	TRETD	Characteristic Retention	40 <	X	$\searrow$	Year	Provided no other specifications are violated
D177	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	>-	E/W	-40°C to +85°C
		Program Flash Memory		$\searrow$			
D178	Eр	Cell Endurance	HOK	$\setminus \simeq$	—	E/W	-40°C to +85°C (Note 5)
D179	Vpr	VDD for Read (PIC18LF)	1.8	/ _	3.6	V	
D180	Vpr	VDD for Read (PIC18F)	1.8	—	5.5	V	
D181	Viw	VDD for Row Erase or Write (PIC18LF)	2.2	_	3.6	V	
D182	Viw	VDD for Row Erese or Write (PIC18F)	2.2	—	5.5	V	
D183	Tiw	Self-timed Write Cycle Time	—	2	—	ms	
D184	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3; Required only it single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.
 5: Self-write and Block Erase.

 $\bigwedge$ 

27.10 Analog Characteristics

#### **TABLE 27-1**: **COMPARATOR SPECIFICATIONS**

Operating Conditions: 1.8V < VD	)D < 5.5V40°C < TA < +1	25°C (unless otherwise stated)

Operating	Conditions	: 1.8V < VDD < 5.5V, -40°C < TA <	+125°C (un	less other	rwise stated	)	
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments
CM01	VIOFF	Input Offset Voltage	—	12		(mV)	High-Power mode
			_	18		mV	Low-Power mode
CM02	VICM	Input Common-mode Voltage		—	Vpp	V	$\backslash$
CM03	CMRR	Common-mode Rejection Ratio		—	$\langle - \rangle$	dB	
CM04	TRESP	Response Time	_	200		ns	High-Power mode <sup>(1)</sup>
			_	300		ns	Low-Power mode
CM05	Тмс2оv	Comparator Mode Change to Output Valid*	—			μs	

These parameters are characterized but not tested. \*

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

#### DIGITAL-TO-ANALOG CONVERTER (DAC) SRECIFICATIONS **TABLE 27-2**:

Operating	<b>Operating Conditions:</b> 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated)								
Param No.	Sym	Characteristics Mir	gyr y	Max	Units	Comments			
CV01*	CLSB	Step Size <sup>(2)</sup>	VDD/32	—	V				
CV02*	CACC	Absolute Accuracy	> _	± 1/2	LSb				
CV03*	CR	Unit Resistor Value (R) –	5k	—	Ω				
CV04*	Сѕт	Settling Time <sup>(1)</sup>	_	10	μS				
*	These na	rameters are characterized but not test	ed			•			

These parameters are characterized but not tested.

Note 1: Settling time measured while OVRR = 1 and OVR3: OVR0 transitions from '0000' to '1111'.

See Section 22.0/"Digital-to-Analog Converter (DAC) Module" for more information. 2:

#### FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS **TABLE 27-3**:


Operatin	<b>Operating Conditions:</b> 1.8V < VDD < 3.6V, -40°C < TA < +125°C (unless otherwise stated)									
VR Voltage Reference Specifications			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
VRQ1	VROUT	VR voltage output	0.92	1.024	1.13	V	$1 \times \text{output}, VDD \ge 1.8V$			
$\sim$			1.84	2.048	2.26	V	$2 \times$ output, VDD $\geq$ 2.5V			
	$\searrow$		3.70	4.096	4.50	V	$4 \times$ output, VDD $\geq$ 4.75V			
VR04*	TSTABLE	Settling Time	_	25	100	μS	0 to 125°C			

These parameters are characterized but not tested.

### 查询PIC18F24K22供应商

Г

FIGURE 27-3: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS



### TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Param No.	Symbol	Characteristic	HLVDL~3:0>	Min	Typt	Max	Units	Conditions
		HLVD Voltage on VDD	0000	$\langle \rangle$	1.80		V	
		Transition High-to-	0001	$\searrow$	2.05		V	
		Low	Q01Q	$\checkmark$	2.25		V	
			0011		2.40		V	
		$\wedge$	0100		2.50		V	
			\$101		2.75		V	
		$  \rangle \rangle$	<b>V</b> 9110		2.80		V	
		$ // \land$	0111		2.95		V	
		$\langle \langle / \rangle \rangle$	1000		3.25		V	
		$\frown$	1001		3.45		V	
		$\bigcirc) \land \checkmark /$	1010		3.65		V	
			1011		3.80		V	
			1100		4.10		V	
/	$\frown$		1101		4.35		V	
	()	$\sim$	1110		4.70		V	
$\langle \langle$			1111	V(H	LVDIN p	in)	v	

Rroduction tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

## 查询PIC18F24K22供应商 27.11 AC (Timing) Characteristics


1. TppS2pp 2. TppS	the following formats:	3. Тсс:sт 4. Ts	(I <sup>2</sup> C <sup>™</sup> specifications only) (I <sup>2</sup> C specifications only))
T			
F	Frequency	Т	Time
Lowercase	letters (pp) and their meanings:		
рр			
CC	CCP1	OSC	OSC1
ck	CLKOUT	rd	
CS	CS	rw	
di	SDI	sc	scr \/
do	SDO	ss	
dt	Data in	t0	TOCKL
io	I/O port		<u>тязскі</u>
mc	MCLR	) WC /	WR
Uppercase	letters and their meanings:		
S	$\backslash$	$\mathbb{N}$	$\checkmark$
F	Fall	$\langle R \rangle$	Period
Н	High	$\rightarrow$ R $\checkmark$	Rise
I	Invalid (High-impedance)		Valid
L	Low	,	High-impedance
I <sup>2</sup> C only		$\sim$	
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C	specifications only)		
CC			
HD	Hold	SU	Setup
ST	$\langle \langle / \rangle \rangle$		
DAT	DATA input hold	STO	Stop condition
STA	Start-condition		

#### 查询PIC18F24K22供应商 27.11.2 IIMING CONDITIONS


The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-4 specifies the load conditions for the timing specifications.

### TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICSStandard Operating Conditions (unless otherwise stated)<br/>Operating temperature<br/>Operating voltage VDD range as described in DC spec Section 27.1 and<br/>Section 27.9.



27.11.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	0.5	MHz	EC, ECIO Oscillator mode (low power)
		Frequency <sup>(1)</sup>	DC	16	MHZ	EC, ECIO Oscillator mode (medium power)
			DC /	64	MHz	EC, ECIO Oscillator mode (high power)
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHZ	RC Oscillator mode
			~0.1		MHz	XT Oscillator mode
		<		∕_4∕ `	√MHz	HS Oscillator mode, VDD $\leq$ 2.7V
		$\land$	$\langle \gamma \rangle$	20	MHz	HS Oscillator mode, VDD > 2.7V
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period	2.0	~_	μS	EC, ECIO Oscillator mode (low power)
		_	62.5	—	ns	EC, ECIO Oscillator mode (medium power)
			∕_15.6	—	ns	EC, ECIO Oscillator mode (high power)
		Oscillator Period <sup>(1)</sup>	250	_	ns	RC Oscillator mode
		$ // \land \land  $	250	10,000	ns	XT Oscillator mode
		$\langle \langle / / \rangle$	40	250	ns	HS Oscillator mode
		$\langle \rangle$	62.5	250	ns	HS + PLL Oscillator mode,
			5	200	μS	LP Oscillator mode
2	Tcy /	Instruction Cycle Time <sup>(1)</sup>	62.5	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	—	ns	XT Oscillator mode
	Tosh	High or Low Time	2.5	—	μS	LP Oscillator mode
		$\searrow$	10		ns	HS Oscillator mode
4 <	TosR,	External Clock in (OSC1)	—	20	ns	XT Oscillator mode
	TósF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

## 查询PIC18F24K22供应商

TABLE 27-7:		PLL CLOCK TIMING SPECIFICA	TIONS (	(VDD = 1	.8V TO	5.5V)	$\square$		
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
F10	Fosc	Oscillator Frequency Range	4		5	MHz	VDD = 1.8-3.0V		
			4	_	16	MHz	V0D = 3.0,3.6V, -40°C to + <u>125°C</u> PIQ18LF2X/4XK22		
			4	_	16	MHz	Vpp = 3.0-5.5V, -40°C to +125°C PIC18F2X/4XK22		
F11	Fsys	On-Chip VCO System Frequency	16		20	WHZ	VDD = 1.8-3.0V		
			16	<	64	MHz	VDD = 3.0-3.6V, -40°C to +125°C PIC18LF2X/4XK22		
			16		64	MHz	VDD = 3.0-5.5V, -40°C to +125°C PIC18F2X/4XK22		
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)		<u> </u>	8	ms			
F13	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	$\sim 2$	$\langle - \rangle$	+2	%			

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### AC CHARACTERISTICS:INTERNAL OSCILLATORS ACCURACY PIC18(L)F46K22 **TABLE 27-8:**

PIC18(L	)F46K22	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param. No.	$\square$	Min	Тур	Max	Units	Conc	litions	
OA1	HFINTOSC Accuracy @ Freq	/Hz, 500 kHz, 250	kHz <sup>(1)</sup>					
		-2	0	+2	%	+0°C to +70°C		
		<b>-</b> 3	_	+2	%	+70°C to +85°C		
		-5	—	+5	%	-40°C to 0°C and +85°C to 125°C		
OA2	LFINTOSC Accuracy @ Freq	= 31 kHz						
		26.562	—	35.938	kHz	-40°C to +125°C		

Legend: Shading of cows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.





TABLE 27-9: CLKOUT AND I/O TIMING REQUREMENTS	TABLE 27-9:	CLKOUT AND I/O TIMING REQUIREMENTS
-----------------------------------------------	-------------	------------------------------------

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKOUT ↓	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKOUT ↑	—	75	200	ns	(Note 1)
12	TckR	CLKOUT Rise Time	—	35	100	ns	(Note 1)
13	TckF	CLKOUT Fall Time	—	35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT ↓ to Port Qut Valid	—	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKOUT	0.25 Tcy + 25	_	_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKQUT	0	_	_	ns	(Note 1)
17	TosH2ioV	OSQ1 ∱ (Q1 cycle) to Port Out Valid	—	50	150	ns	
18	TosH2iol	OSC1 ↑(Ø2 cycle) to Port Input Invalid (I/Q in hold time)	100	_	_	ns	
19	TioV2os/A	Port input Valid to $QSC1 \uparrow (I/O in setup time)$	0	_	_	ns	
20	TioR	Port Output Rise Time	—	10	25	ns	
21	TioF	Port Output Fall Time	—	10	25	ns	
22†	TINR	INTx pin High or Low Time	20	l		ns	
23† /	TRBP	RB<74> Change KBIx High or Low Time	Тсү			ns	

A these parameters are asynchronous events not related to any internal clock edges.
 A


Note Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.



## TABLE 27-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

	-						· · · · · · · · · · · · · · · · · · ·
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	$\overline{)}$
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.5	4.1	4.7	ms	1.1 prescaler
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	—	1024 Tosc	-	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	54.8	64.4	74.1	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2		/ us	
35	TBOR	Brown-out Reset Pulse Width	200	$\leq$		μs	$VDD \le BVDD$ (see D005)
36	TIVRST	Internal Reference Voltage Stable	<	25	35	μS	
37	Thlvd	High/Low-Voltage Detect Pulse Width	200			μS	$V D D \leq V H L V D$
38	TCSD	CPU Start-up Time	<u> </u>	$\overline{\langle}$	10	μS	
39	TIOBST	Time for HF-INTOSC to Stabilize	$\ell \neq$	0.25	1	ms	


## FIGURE 27-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



## 查询PIC18F24K22供应商

Param. No.	Symbol		Characteristi	ic	Min	Max	Units	Conditions
40	Tt0H	T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	_	ns	$\sim$
41	Tt0L	T0CKI Low P	ulse Width	No prescaler	0.5 Tcy + 20	—/	/ns )	
				With prescaler	10	$ \prec $		
42 Tt0P		T0CKI Period		No prescaler	Tcy + 10	—	ns <	
				With prescaler	Greater of: 20 ns or	1	nŝ	N = prescale value
					(TCY + 40)/N	$\searrow$	$\rightarrow$	(1, 2, 4,, 256)
45	Tt1H	TxCKI High	Synchronous, n	o prescaler	0.5 Tcy + 20	$\bigvee$	_n∕s	
		Time	Synchronous, with prescaler		< <u>10</u>	$\backslash \prec$	ns	
			Asynchronous		30	$\checkmark$	ns	
46	Tt1L	TxCKI Low Time	Synchronous, n	o prescaler <	0.5 TCY + 5	>-	ns	
			Synchronous, with prescaler	$\land$	10	_	ns	
			Asynchronous	$\wedge$	30	—	ns	
47	Tt1P	TxCKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous		60		ns	
	Ft1	TxCKI Clock	Input Frequency F	Range	DC	50	kHz	
48	Tcke2tmrl	Delay from Ex	kternal TxCKI Clo	ck Edge to Timer	2 Tosc	7 Tosc	—	


#### CAPTURE/COMPARE/PWWM TIMINGS (ALL CCP MODULES) FIGURE 27-10:



 $\wedge$ 

Param . No.	Symbol	с	haracteristic	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 Tcy + 20		ns	
		Time	With prescaler	10	-/	AS	
51	TccH	CCPx Input High Time	No prescaler	0.5 TCY + 20		/ns/	
			With prescaler	10	-	ns	>
52	TccP	CCPx Input Perio	bd	<u>3 Tcy + 40</u> N		ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fa	ll Time	$\frown$	25	ns	
54	TccF	CCPx Output Fa	ll Time		25	ns	






## 查询PIC18F24K22供应商

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	Тсү		ns	$\rightarrow$	
71	TscH	SCK Input High Time	1.25 Tcy + 30	-/	ns /		
71A		(Slave mode)	Single Byte	40	Ł	∕ns−	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40/	/ا	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input t	100		ns		
73A	Tb2b	Last Clock Edge of Byte 1 to the of Byte 2	e 1st Clock Edge	1.5 TCY + 40	$\langle -$	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TdoR	SDO Data Output Rise Time	$\land$		25	ns	
76	TdoF	SDO Data Output Fall Time		$\overline{}$	25	ns	
78	TscR	SCK Output Rise Time (Master mode)		$\sum$	25	ns	
79	TscF	SCK Output Fall Time (Master	mode)	<b>∼</b>	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after S	CK Edge	_	50	ns	

Note 1: Requires the use of Parameter \$73A.

2: Only if Parameter #71A and #72A are used.

#### EXAMPLE SPI MASTER MODE TIMING (CKE = 1) FIGURE 27-12:



 $\wedge$ 

## 查询PIC18F24K22供应商


TABLE 27-14:	EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)
--------------	------------------------------------------------------

Param. No.	Symbol	Characterist	Min	Max	Units	Conditions	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		-ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	/-/	pis 2	
72A		(Slave mode)	Single Byte	40	ps (N		(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	100	_	ns		
73A	Tb2b	Last Clock Edge of Byte 1 to t of Byte 2	1.5 Tcγ + ¥θ		ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	100	(-	ns		
75	TdoR	SDO Data Output Rise Time		/ 7 /	25	ns	
76	TdoF	SDO Data Output Fall Time			25	ns	
78	TscR	SCK Output Rise Time (Master mode)	$\langle \rangle$	_	25	ns	
79	TscF	SCK Output Fall Time (Maste	er møde)		25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after S	SCK Edge	> -	50	ns	
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to So	CKEdge	Тсү	—	ns	

**Note 1:** Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

### FIGURE 27-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)



## 查询PIC18F24K22供应商


	Z7-13. L	XAMPLE SPI MODE REQUIREMEN				- 0) \	<del>} \</del>
Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү	_	ns	$\overline{}$
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	$\square$	) nis	
71A		(Slave mode)	Single Byte	40 <	$\overline{\langle}$	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	<u> </u>	ns	
72A		(Slave mode)	Single Byte	<u>40</u>	$\geq$	nş	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge	100		ns		
73A	Tb2b	Last Clock Edge of Byte 1 to the First Clock Ed	1.5 TCY + 40/	$\geq$	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge	100	—	ns		
75	TdoR	SDO Data Output Rise Time			25	ns	
76	TdoF	SDO Data Output Fall Time		$\rightarrow$	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance	$\overline{)}$	10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	$\overline{\ }$	> -	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		́ —	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	$\square$	—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40	—	ns	

TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

**Note 1:** Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used


### FIGURE 27-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)



Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү		ns	$\searrow$
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		hs	
71A		(Slave mode)	Single Byte	40 <	$\bigtriangledown$	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	$\langle -\langle$	ns	
72A		(Slave mode)	Single Byte	<u>40</u>	$\nearrow$	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the First Clo	1.5 TCY + 40	1	∕ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ed	ge	100	$\langle 1 \rangle$	ns	
75	TdoR	SDO Data Output Rise Time	$\wedge$	$ \neq \langle$	25	ns	
76	TdoF	SDO Data Output Fall Time		-	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)		$\rightarrow$	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		> -	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		_	50	ns	
82	TssL2doV	SDO Data Output Valid after SS ↓Edge		_	50	ns	
83	TscH2ssH, TscL2ssH	$\frac{1.5 \text{ Tcy} + 40 \text{ - }}{\text{SS}} \uparrow \text{ after SCK Edge}$				ns	

Note 1: Requires the use of Parameter #73A. 2: Only if Parameter #71A and #72A are used.

### FIGURE 27-15: I<sup>2</sup>C™ BUS START/STOP BITS TIMING




## 查询PIC18F24K22供应商

### TABLE 27-17: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_		Start condition	
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first	
		Hold Time	400 kHz mode	600	_		clock pulse is generated	
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns		
		Setup Time	400 kHz mode	600			$\searrow$	
93	THD:STO	Stop Condition	100 kHz mode	4000		\ n\$		
		Hold Time	400 kHz mode	600		$  \setminus \vee$		

### FIGURE 27-16: I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING



Note: Refer to Figure 27-4 for load conditions.

DS41412C-page 454

 $\bigwedge$ 

Param. No.	Symbol	Charact	eristic	Min	Мах	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μS	Must operate at a minimum of 1,5 MHz
			400 kHz mode	0.6		μS	Must operate at a minimum
			SSP Module	1.5 TCY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7		the second secon	Must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	$\langle \mathcal{A} \rangle$		
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	∖ns ∖	
		Time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103 TF	TF	SDA and SCL Fall	100 kHz mode	$ \langle - \rangle$	300	ns	
		Time	400 kHz mode	20 + 0.1 CB	308/	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode \	4.7	~_	μS	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated
106	THD:DA	Data Input Hold	100 kHz mode	V 0	—	ns	
	Т	Time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setop	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	_	ns	
92	Tsu:sto	Stop Condition	100 kHz/mode	4.7	—	μS	
		Setup Time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode		_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free
	$ \langle\langle$		400 kHz mode	1.3	—	μS	before a new transmission can start
D102	CB 🔪	Bus Capacitive Load	ding	—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system but the requirement, TSU:DAT  $\ge$  250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

2:

### 查询PIC18F24K22供应商

FIGURE 27-17: MASTER SSP I<sup>2</sup>C™ BUS START/STOP BITS TIMING WAVEFORMS





TABLE 27-19: MASTER SSP I <sup>2</sup> C <sup>™</sup> BUS START/STOP BITS REQUIREMENTS	TABLE 27-19:	MASTER SSP I <sup>2</sup> C™ BUS START/STOP BITS REQUIREMENTS
----------------------------------------------------------------------------------------	--------------	---------------------------------------------------------------

Param. No.	Symbol	Characte	Characteristic		, Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			condition
91	THD:STA	Start Condition	100 kHz mode	2(Tos¢)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)			first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)			
		$ \langle \vee / \rangle$	MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			


Note 1: Maximum pin capacitance = 10 pF for all  $I^2C$  pins.



Param. No.	Symbol	Charac	teristic	Min	Мах	Units	Conditions	
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	$\frown$	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	$\backslash \backslash$	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	$\neg$	MAS	$\sim$	
102	TR	SDA and SCL	100 kHz mode	—	1000	\ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns /	from	
			1 MHz mode <sup>(1)</sup>	-	_ 300	\ ns	10 to 400 pF	
103	TF	SDA and SCL	100 kHz mode		300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0 1 CB	-300	ns	from	
			1 MHz mode <sup>(1)</sup>	/ <u></u>	100-	ns	10 to 400 pF	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	$\searrow$	ms	Repeated Start	
			1 MHz mode <sup>(1)</sup>	2(Tose)(BRG + 1)		ms	condition	
91	THD:STA	Start Condition	100 kHz mode	2(TOSE)(BRG + 1)		ms	After this period, the firs	
		Ho	Hold Time	400 kHz mode	2(10sc)(BRG + 1)		ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms		
106	THD:DAT	Data Input	100 kHz mode	0		ns		
		Hold Time	400 kHz mode	0	0.9	ms		
107	TSU:DAT	Data Input	100 kHz modę	250	_	ns	(Note 2)	
		Setup Time	400 kHz mode	100	_	ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms		
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns		
	/	from Clock	400 kHz mode	—	1000	ns		
		$h$ ) $\backslash$	1 MHz mode <sup>(1)</sup>	—	—	ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be	
/			400 kHz mode	1.3	—	ms	free before a new trans mission can start	
D102	CB )	Bus Capacitive L	oading		400	pF		

**Note** 1: Maximum pin capacitance = 10 pF for all  $I^2$ C pins.


A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but parameter  $107 \ge 250$  ns 2: must then be met. This will automatically be the case if the device does not stretch the LOW period of the SC/ signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.



### TABLE 27-21: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid		40	ns	
121	Tckrf	Clock Out Rise Time and Fall Time (Master mode)		20	ns	
122	Tdtrf	Data Out Rise Time and Fall Time		20	ns	

### FIGURE 27-20: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 27-22: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ck	SYNC RCV (MASTER & SLAVE) Qata Setup before CK $\downarrow$ (DT setup time)	10		ns	
126	TekL2dtl	Data Hold after CK $\downarrow$ (DT hold time)	15		ns	
	$\langle \langle \rangle$					


Λ

### 查询PIC18F24K22供应商

Param . No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	ĺ		10	bits	_40°C to +85°C, ∆VREF ≥ 2.0V
A03	EIL	Integral Linearity Error	—	±0.5	—	LSK	$-40^{\circ}C \text{ to } +85^{\circ}C,$ $\Delta V_{REF} \ge 2.0V$
A04	Edl	Differential Linearity Error	_	±0.4	_	LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
A06	EOFF	Offset Error	—	0.4		LSD ~	-40°C to +85°C, ≱VREF ≥ 2.0V
A07	Egn	Gain Error	—	0.3		/LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
A08	ETOTL	Total Error	—	1		LSp	-40°C to +85°C, $\Delta VREF \ge 2.0V$
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	1.8 2.0		-	V V	Absolute Minimum Minimum for 1LSb Accuracy
A21	VREFH	Reference Voltage High	XDDK2		VDD + 0.3	V	
A22	VREFL	Reference Voltage Low	V\$\$ -\Q.3X	$\square$	VDD/2	V	
A25	VAIN	Analog Input Voltage	VREFL	$\overline{}$	Vrefh	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source		×	3	kΩ	-40°C to +85°C

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. 2: VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.



#### FIGURE 27-21: A/D CONVERSION TIMING

### 查询PIC18F24K22供应商

#### A/D CONVEDSION DEOLIDEMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 <sup>(1)</sup>	μS	Tosc based, -40°C to +85°C
			0.7	4.0 <sup>(1)</sup>	$^{\mu s}$ <	Tosc based, +85°C to +125°C
			1.0	4.0	μS	FRC mode, VDD≥2.0V
131	TCNV	Conversion Time (not including acquisition time) (Note 2)	12	12	TAD /	
132	TACQ	Acquisition Time (Note 3)	1.4	_ /	hus /	V∂₽ =∕3V, Rs = 50Ω
135	Tswc	Switching Time from Convert $\rightarrow$ Sample		(Note 4)	$\langle \rangle \langle \rangle$	Ż
136	TDIS	Discharge Time	2	2	TAD	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDØ). The source impedance (Rs) on the input channels is 50  $\Omega$ .

4: On the following cycle of the device clock.

 $\wedge$ 

查询PIC18F24K22供应商 28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

查询PIC18F24K22供应商 NOTES:

#### 查询PIC18F24K22供应商 29.0 PACKAGING INFORMATION

### 29.1 Package Marking Information

#### 28-Lead SPDIP (300 mil)




#### 28-Lead SOIC (300 mil)



#### 28-Lead SSOP



28-Lead QFN (6mm x 6mm)



Example



Example



Example




Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information or Microchip part number Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

#### 查询PIC18F24K22供应商 **Package Marking Inform**ation (Continued)

28-Lead UQFN (4mm x 4mm)





810017





### Example



### Example



### Example







40-Lead UQFN (5mm x 5mm)



44-Lead QFN (8mm x 8mm)



### 44-Lead TQFP (10mm x 10mm)




#### 查询PIC18F24K22供应商 29.2 Package Details

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
Dimensi	Dimension Limits		NOM	MAX
Number of Pins	Ν	28		
Pitch	е	.100 BSC		
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


### 查询PIC18F24K22供应商


### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	1.27 BSC		
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle Top	ф	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


#### Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

### 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]





	Units	MILLIMETERS		
Dimens	Dimension Limits		NOM	MAX
Number of Pins	Ν	28		
Pitch	е	0.65 BSC		
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	_	0.38


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dir	mension Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	0.65 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIM	ETERS
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

## 查询PIC18F24K22供应商

### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>IILLIMETER</b>	S
Dimensior	ı Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.127 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

## 查询PIC18F24K22供应商

## 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eВ	_	-	.700

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

## 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-156A Sheet 1 of 2

## 查询PIC18F24K22供应商

### 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



	Units	1	MILLIMETER	S
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.127 REF	
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.60	3.70	3.80
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.70	3.80
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

## 40-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 5x5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>ILLIMETER</b>	s
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Optional Center Pad Width	W2			3.80
Optional Center Pad Length	T2			3.80
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X40)	X1			0.20
Contact Pad Length (X40)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2156A

## 


## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

**BOTTOM VIEW** 



	Units		MILLIMETERS	6
Di	mension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

## 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		NALLEINA	ETERS
	Units			ETERS
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

## 查询PIC18F24K22供应商

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

**Overall Width** 

Overall Length

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Е

D

E1

D1

С

b

α

β

0.09

0.30

11°

11°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

0.20

0.45

13°

13°

12.00 BSC

12.00 BSC

10.00 BSC

10.00 BSC


0.37

12°

12°

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

查询PIC18F24K22供应商 NOTES:

### 查询PIC18F24K22供应商 APPENDIX A: REVISION HISTORY

## **Revision A (February 2010)**

Initial release of this document.

## Revision B (April 2010)

Updated Figures 2-4, 12-1 and 18-2; Updated Registers 2-2, 10-4, 10-5, 10-7, 17-2, 24-1 and 24-5; Updated Sections 10.3.2, 18.8.4, Synchronizing Comparator Output to Timer1; Updated Sections 27.2, 27-3, 27-4, 27-5, 27-6, 27-7 and 27-9; Updated Tables 27-2, 27-3, 27-4 and 27-7; Other minor corrections.

## Revision C (July 2010)

Added 40-pin UQFN diagram; Updated Table 2 and Table 1-3 to add 40-UQFN column; Updated Table 1-1 to add "40-pin UQFN"; Updated Figure 27-1; Added Figure 27-2; Updated Table 27-6; Added 40-Lead UQFN Package Marking Information and Details; Updated Packaging Information section; Updated Table B-1 to add "40-pin UQFN"; Updated Product Identification System section; Other minor corrections.

## 查询PIC18F24K22供应商 APPENDIX B: DEVICE

DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

### TABLE B-1: DEVICE DIFFERENCES

Features <sup>(1)</sup>	PIC18F23K22 PIC18LF23K22	PIC18F24K22 PIC18LF24K22	PIC18F25K22 PIC18LF25K22	PIC18F26K22 PIC18LF26K22	PIC18F43K22 PIC18LF43K22	PIC18F44K22 PIC18LF44K22	PIC18F45K22 PIC18LF45K22	PIC18F46K22 PIC18LF46K22
Program Memory (Bytes)	8192	16384	32768	65536	8192	16384	32768	65536
SRAM (Bytes)	512	768	1536	3896	512	768	1536	3896
EEPROM (Bytes)	256	256	256	1024	256	256	256	1024
Interrupt Sources	26	26	33	33	26	26	33	33
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E			
Capture/Compare/PWM Modules (CCP)	2	2	2	2	2	2	2	2
Enhanced CCP Modules (ECCP) Full Bridge	1	1	1	1	2	2	2	2
ECCP Module Half Bridge	2	2	2	2	1	1	1	1
10-bit Analog-to-Digital Module	17 input channels	17 input channels	17 input channels	17 input channels	28 input channels	28 input channels	28 input channels	28 input channels
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 40-pin UQFN 44-pin TQFP 44-pin QFN			

Note 1: PIC18FXXK22: operating voltage, 1.8V-5.5V. PIC18LFXXK22: operating voltage, 1.8V-3.6V.

## 查询PIC18F24K22供应商 INDEX

## Α

Analog Port Pins, Configuring
Associated Registers
Conversions
Converter Characteristics459
Discharge
Selecting and Configuring Acquisition Time
Absolute Maximum Ratings
AC (Timing) Characteristics
Load Conditions for Device Timing Specifications 442
Parameter Symbology
Temperature and Voltage Specifications
Timing Conditions
AC Characteristics
Internal RC Accuracy
Access Bank
Mapping with Indexed Literal Offset Mode
ACKSTAT
ACKSTAT Status Flag
ADC
Acquisition Requirements
Block Diagram
Calculating Acquisition Time
Channel Selection
Configuration
Conversion Clock
Conversion Procedure
Internal Sampling Switch (Rss) IMPEDANCE
Interrupts
Operation
Operation During Sleep296
Port Configuration292
Power Management296
Reference Voltage (VREF)292
Result Formatting294
Source Impedance
Special Event Trigger
· ·
Special Event Trigger
Special Event Trigger
Special Event Trigger
Special Event Trigger       296         Starting an A/D Conversion       294         ADCON0 Register       298         ADCON1 Register       298
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300ADDFSR410ADDLW373
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300ADDFSR410ADDLW373ADDULNK410
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300ADDFSR410ADDLW373ADDULNK410ADDWF373
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300ADDFSR410ADDLW373ADDULNK410ADDWF373ADDWFC374
Special Event Trigger296Starting an A/D Conversion294ADCON0 Register298ADCON1 Register298ADCON2 Register300ADDFSR410ADDLW373ADDULNK410ADDWF373ADDWFC374ADRESH Register (ADFM = 0)301
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         299           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         299           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 0)         301
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         299           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDEW         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         299           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDEW         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         299           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         312
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWFC         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 0)         301           ADRESL Register (ADFM = 0)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDULW         373           ADDULNK         410           ADWFC         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 3)         302           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDEW         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 30         312           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375           Assembler         375
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDULW         373           ADDULNK         410           ADWFC         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 3)         302           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDEW         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 30         312           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375           Assembler         375
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWFC         374           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 30)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 30)         301           ADRESL Register (ADFM = 30)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375           Assembler         418           B         312
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDWF         375           Assembler         418           B         38           Bank Select Register (BSR)         76
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDLW         374           ANDWF         375           Assembler         418           B         38           Bank Select Register (BSR)         76           BAUDCON Register         274
Special Event Trigger         296           Starting an A/D Conversion         294           ADCON0 Register         298           ADCON1 Register         298           ADCON2 Register         300           ADDFSR         410           ADDLW         373           ADDULNK         410           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADDWF         373           ADRESH Register (ADFM = 0)         301           ADRESH Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           ADRESL Register (ADFM = 1)         301           Analog Input Connection Considerations         312           Analog Input Connection Considerations         312           Analog-to-Digital Converter. See ADC         374           ANDWF         375           Assembler         418           B         38           Bank Select Register (BSR)         76

# PIC18(L)F2X/4XK22

BF
BF Status Flag
Block Diagrams
(CCP) Capture Mode Operation 178
ADC
ADC Transfer Function
Analog Input Model 303, 312
CCP PWM
Comparator 1
Compare 181
Crystal Operation
CTMU
CTMU Current Source Calibration Circuit
CTMU Typical Connections and Internal
Configuration for Pulse Delay Generation 328
CTMU Typical Connections and Internal
Configuration for Time Measurement 327
Digital-to-Analog Converter (DAC) 340
EUSART Receive
EUSART Transmit
External POR Circuit (Slow VDD Power-up)61
External RC Mode
Fail-Safe Clock Monitor (FSCM) 44
Generic I/O Port 133
High/Low-Voltage Detect with External Input
Interrupt Logic 114
On-Chip Reset Circuit
PIC18F46K22
PWM (Enhanced)
Reads from Flash Program Memory
Resonator Operation35
Table Read Operation95
Table Write Operation
Table Writes to Flash Program Memory
Timer0 in 16-Bit Mode
Timer0 in 8-Bit Mode 158
Timer1 161
Timer1 Gate
Timer2/4/6
Voltage Reference
Voltage Reference Output Buffer Example
Watchdog Timer
BN
BNC
BNN
BNOV
BNZ
BOR. See Brown-out Reset.
BOV
BRA
Break Character (12-bit) Transmit and Receive
Brown-out Reset (BOR)
Detecting
Disabling in Sleep Mode
•
Minimum Enable Time
Software Enabled62
BSF
BTFSC
BTFSS
BTG
BTG
BTG
BTG
BTG

## 查询PIC18F24K22供应商

CALLW
CALLW
Capture/Compare/PWM177
Capture/Compare/PWM (CCP)
Associated Registers w/ Capture
Associated Registers w/ PWM
Capture Mode
CCPx Pin Configuration
Compare Mode
CCPx Pin Configuration
Software Interrupt Mode
Special Event Trigger
Timer1 Mode Resource
Prescaler
PWM Mode
Duty Cycle185
Effects of Reset186
Example PWM Frequencies and
Resolutions, 20 MHZ186
Example PWM Frequencies and
Resolutions, 32 MHZ186
Example PWM Frequencies and
Resolutions, 8 MHz186
Operation in Sleep Mode186
Resolution186
System Clock Frequency Changes
PWM Operation184
PWM Overview
PWM Period
PWM Setup
CCPTMRS0 Register
CCPTMRS1 Register
-
CCPxCON (ECCPx) Register
Clock Accuracy with Asynchronous Operation
Clock Sources External Modes
EC
HS
LP
OST
RC
XT
Internal Modes
Frequency Selection
INTOSC
INTOSCIO
LFINTOSC
Selecting the 31 kHz Source
Selection Using OSCCON Register
Clock Switching
CLRF
CLRWDT
CM1CON0 Register
CM2CON0 Register
CM2CON1 Register
Code Examples
16 x 16 Signed Multiply Routine
16 x 16 Unsigned Multiply Routine
8 x 8 Signed Multiply Routine
8 x 8 Unsigned Multiply Routine
A/D Conversion
Capacitance Calibration Routine

Capacitive Touch Switch Routine	
Changing Between Capture Prescalers	
Clearing RAM Using Indirect Addressing	90
Computed GOTO Using an Offset Value	
Current Calibration Routine	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Reading a Flash Program Memory Word	
Saving Status, WREG and BSR Registers in RAM .	
Setup for CTMU Calibration Routines	
Writing to Flash Program Memory 102-	
Code Protection	
COMF	384
Comparator	045
Associated Registers	
Operation	
Operation During Sleep	
Response Time	307
Comparator Module	~~ <del>-</del>
C1 Output State Versus Input Conditions	
Comparator Specifications	439
Comparator Voltage Reference (CVREF)	
Effects of a Reset	309
Comparator Voltage Reference (CVREF)	
	007
Response Time	307
Response Time Comparators	
Response Time Comparators C2OUT as T1 Gate	164
Response Time Comparators C2OUT as T1 Gate Effects of a Reset	164
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/	164
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)	164 309
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO	164 309 73
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register	164 309 73 351
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register	164 309 73 351 353
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register	164 309 73 351 353 352
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register	164 309 73 351 353 352 354
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register	164 309 73 351 353 352 354 355
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG4L Register CONFIG5H Register	164 309 73 351 353 352 354 355 356
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register	164 309 73 351 353 352 354 355 356 355
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register	164 309 73 351 353 352 354 355 356 355 357
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register	164 309 73 351 353 352 354 355 356 355 357 356
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6H Register	164 309 73 351 353 352 354 355 356 355 357 356 358
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6H Register CONFIG6H Register CONFIG6L Register CONFIG7H Register	164 309 73 351 353 352 354 355 355 355 355 356 358 357
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6H Register CONFIG6L Register CONFIG7H Register CONFIG7H Register	164 309 73 351 353 352 354 355 355 355 355 356 358 357 349
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6L Register CONFIG6L Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register	164 309 73 351 353 355 355 355 355 355 355 356 358 357 349 365
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG3H Register CONFIG3H Register CONFIG5L Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6L Register CONFIG6L Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CON	164 309 73 351 353 352 355 355 355 355 355 355 355 355
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6L Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CON	164 309 73 351 353 352 354 355 356 355 357 356 358 357 349 365 131 384
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG6H Register CONFIG6L Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Context Saving During Interrupts CPFSEQ CPFSEQ	164 309 73 351 353 352 354 355 356 355 357 356 358 357 349 365 131 384 385
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG5L Register CONFIG7H REGISTER CONFI	164 309 73 351 353 352 354 355 356 355 357 356 358 357 349 365 131 384 385
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Context Saving During Interrupts CPFSEQ CPFSGT CPFSLT CTMU	164 309 351 353 352 354 355 355 355 355 355 357 358 358 357 349 365 131 384 385 385
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7L REGISTER C	164 309 73 351 353 352 354 355 356 355 357 356 358 357 349 365 131 384 385 385 335 335
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Context Saving During Interrupts CPFSEQ CPFSET CTMU Associated Registers Calibrating	164 309 73 351 353 352 354 355 355 357 356 358 357 349 365 131 384 385 385 385 385 385 331 320
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Context Saving During Interrupts CPFSEQ CPFSET CTMU Associated Registers Calibrating Creating a Delay with	164 309 73 351 353 352 354 355 355 357 356 358 357 349 365 131 384 385 385 385 385 331 320 328
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG2H Register CONFIG3H Register CONFIG5L Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Configuration Bits Configuration Bits Configuration Register Protection Context Saving During Interrupts CPFSEQ CPFSET CPFSLT CTMU Associated Registers Calibrating Creating a Delay with Effects of a Reset	164 309 73 351 353 352 354 355 355 355 355 357 356 358 357 349 365 131 384 385 385 335 335 335 335 335 335 335 335
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Configuration Bits Configuration Bits Configuration Register Protection Context Saving During Interrupts CPFSEQ CPFSEQ CPFSLT CTMU Associated Registers Calibrating Creating a Delay with Effects of a Reset Initialization	164 309 73 351 353 352 354 355 355 355 357 356 358 357 349 365 131 384 385 385 335 385 3357 3349 365 3357 3349 335 335 335 3357 3357 3357 3357 3357 3
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2L Register CONFIG2H Register CONFIG3H Register CONFIG5L Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6L Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Configuration Bits Configuration Bits Configuration Register Protection Context Saving During Interrupts CPFSEQ CPFSEQ CPFSGT CPFSLT CTMU Associated Registers Calibrating Creating a Delay with Effects of a Reset Initialization Measuring Capacitance with	164 309 73 351 353 352 354 355 355 355 355 357 356 358 357 358 357 349 365 131 384 385 385 335 335 335 335 335 335 335 335
Response Time Comparators C2OUT as T1 Gate Effects of a Reset Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO CONFIG1H Register CONFIG2H Register CONFIG2H Register CONFIG2H Register CONFIG3H Register CONFIG5H Register CONFIG5L Register CONFIG5L Register CONFIG6H Register CONFIG6H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7H Register CONFIG7L Register CONFIG7L Register CONFIG7L Register Protection Configuration Bits Configuration Bits Configuration Register Protection Context Saving During Interrupts CPFSEQ CPFSEQ CPFSLT CTMU Associated Registers Calibrating Creating a Delay with Effects of a Reset Initialization	164 309 73 351 353 352 354 355 356 355 357 356 358 357 356 358 357 349 365 313 384 385 3385 331 320 328 329 319 325 327

Operation During Idle Mode	328
Operation During Sleep Mode	328
Customer Change Notification Service	493
Customer Notification Service	493
Customer Support	493
CVREF Voltage Reference Specifications	439

## D

	~~
Data Addressing Modes	90
Comparing Addressing Modes with the	
Extended Instruction Set Enabled	
Direct	
Indexed Literal Offset	
Instructions Affected	92
Indirect	
Inherent and Literal	90
Data EEPROM	
Code Protection	65
Data EEPROM Memory	
Associated Registers10	09
EEADR and EEADRH Registers10	
EECON1 and EECON2 Registers	
Operation During Code-Protect	
Protection Against Spurious Write	
Reading	
Using	
Write Verify10	
Writing	
Data Memory	
Access Bank	
and the Extended Instruction Set	
Bank Select Register (BSR)	
General Purpose Registers	82
Map for PIC18F/LF23K22 and PIC18F/LF43K22	
Devices	77
Map for PIC18F/LF24K22 and PIC18F/LF44K22	
Devices	78
Special Function Registers	
Special Function Registers	82
DAW	82
DAW	82 86
DAW	82 86
DAW	82 86 61
DAW	82 86 61 36
DAW	82 86 61 36 24
DAW	82 86 61 36 24 33
DAW	82 86 61 36 24 33 31
DAW	82 86 61 36 24 33 31 29
DAW	82 86 61 36 24 33 31 29 27
DAW       38         DC and AC Characteristics       49         Graphs and Tables       49         DC Characteristics       49         Input/Output       43         Power-Down Current       43         Primary Idle Supply Current       43         Primary Run Supply Current       43         RC Idle Supply Current       43         RC Run Supply Current       43         Secondary Oscillator Supply Current       43	82 86 61 36 24 33 31 29 27 34
DAW       38         DC and AC Characteristics       44         Graphs and Tables       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44	82 86 61 36 24 33 31 29 27 34 23
DAW	82 86 61 36 24 33 31 29 27 34 23 87
DAW	82 86 61 36 24 33 31 29 27 34 23 87 86
DAW       38         DC and AC Characteristics       44         Graphs and Tables       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36	82 86 61 36 24 33 31 29 27 34 23 87 86 87
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         DCFSNZ       36         DECF       36         DECFSZ       36         Development Support       47	82 86 61 36 24 33 31 29 27 34 23 87 86 87 17
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         DCFSNZ       36         DECF       36         DECFSZ       36         Development Support       44         Device Differences       44	82 86 61 36 24 33 31 29 27 34 23 87 86 87 17
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         Secondary Oscillator Supply Current       44         DCFSNZ       34         DECF       34         DECFSZ       35         Development Support       44         Device Differences       44	82 86 61 36 23 31 27 34 27 34 27 34 27 86 87 17 82
DAW	82 86 61 36 24 33 27 34 27 34 27 86 87 17 82 14
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36         Device Differences       44         Device Overview       44         Details on Individual Family Members       44	82 86 61 36 23 31 27 34 27 34 27 86 87 17 82 14
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36         Device Differences       44         Device Overview       44         Details on Individual Family Members       44         New Core Features       44	82 86 61 36 23 31 27 33 87 87 87 82 14 15 13
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36         Device Differences       44         Device Overview       44         Details on Individual Family Members       44	82 86 61 36 23 31 27 33 87 87 87 82 14 15 13
DAW       38         DC and AC Characteristics       44         DC Characteristics       44         DC Characteristics       44         Power-Down Current       44         Primary Idle Supply Current       44         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36         Device Differences       44         Device Overview       44         Details on Individual Family Members       44         New Core Features       44	82 86 61 36 23 31 27 33 27 32 87 87 78 17 13 14
DAW	82 86 61 364 319 274 379 887 12 145 145 63 63 63 63 63 64 64 65 65 65 65 65 65 65 65 65 65
DAW       38         DC and AC Characteristics       49         DC Characteristics       49         DC Characteristics       41         Power-Down Current       42         Primary Idle Supply Current       43         Primary Run Supply Current       44         RC Idle Supply Current       44         RC Run Supply Current       44         Secondary Oscillator Supply Current       44         Supply Voltage       44         DCFSNZ       36         DECF       36         DECFSZ       36         Device Differences       44         Device Overview       44         Details on Individual Family Members       44         New Core Features       50         Other Special Features       50         Device Reset Timers       60	82 86 61 364 319 274 379 887 12 145 145 63 63 63 63 63 64 64 65 65 65 65 65 65 65 65 65 65
DAW	82 86 61 324 331 27 433 27 433 867 17 81 14 13 14 363 63 63 63 63 63 63 63 63 6
DAW	82 86 61 364 331 27 323 27 433 87 12 14 13 14 63 63 63 63 63 63 63 63 63 63

# PIC18(L)F2X/4XK22

Digital-to-Analog Converter (DAC)	339
Associated Registers	342
Effects of a Reset	340
Direct Addressing	91

### Е

ECCP/CCP. See Enhanced Capture/Compare/PWM	
ECCPxAS Register	
EECON1 Register	
Effect on Standard PIC Instructions	414
Effects of Power Managed Modes on Various Clock	
Sources	40
Effects of Reset	
PWM mode	
Electrical Characteristics	
Enhanced Capture/Compare/PWM (ECCP)	
Enhanced PWM Mode	
Auto-Restart	
Auto-shutdown	
Direction Change in Full-Bridge Output Mode .	
Full-Bridge Application	
Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	191
Output Relationships (Active-High and	100
Active-Low) Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	
Start-up Considerations	
Enhanced Universal Synchronous Asynchronous	199
Receiver Transmitter (EUSART)	263
Errata	
EUSART	
Asynchronous Mode	
12-bit Break Transmit and Receive	
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Break	
Baud Rate Generator (BRG)	
Clock Accuracy	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	
Baud Rate Generator (BRG)	
Associated Registers	276
Auto Baud Rate Detect	
Baud Rate Error, Calculating	275
Baud Rates, Asynchronous Modes	276
Formulas	275
High Baud Rate Select (BRGH Bit)	275
Clock polarity	
Synchronous Mode	283
Data polarity	
Asynchronous Receive	268
Asynchronous Transmit	265
Synchronous Mode	283
Interrupts	
Asychronous Receive	
Asynchronous Receive	
Asynchronous Transmit	
Synchronous Master Mode 283,	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	286

# 查询PIC18F24K22供应商

Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Reception	
Transmission	
Extended Instruction Set	
ADDFSR	
ADDULNK	410
and Using MPLAB Tools	
CALLW	411
Considerations for Use	
MOVSF	
MOVSS	412
PUSHL	
SUBFSR	
SUBULNK	
Syntax	

## F

Fail-Safe Clock Monitor	44 349
Fail-Safe Condition Clearing	,
Fail-Safe Detection	
Fail-Safe Operation	
Reset or Wake-up from Sleep	
Fast Register Stack	
Fixed Voltage Reference (FVR)	
Associated Registers	338
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	
Operation During Code-Protect	
Reading	
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads and Table Writes	
Write Sequence	101
Writing To	
Protection Against Spurious Writes	103
Unexpected Termination	103
Write Verify	103
G	
•	
GOTO	
н	
Lieuwhangen Maritin Kenn	

Hardware Multiplier	
Introduction	111
Operation	
Performance Comparison	
High/Low-Voltage Detect	
Applications	
Associated Registers	
Characteristics	
Current Consumption	
Effects of a Reset	
Operation	
During Sleep	
Setup	
Start-up Time	
Typical Low-Voltage Detect Application	

HLVD. See High/Low-Voltage Detect	343
I	
I <sup>2</sup> C Mode (MSSPx)	
Acknowledge Sequence Timing	246
Bus Collision	
During a Repeated Start Condition	
During a Stop Condition Effects of a Reset	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	201
Operation	238
Reception	
Start Condition Timing 240,	
Transmission Multi-Master Communication, Bus Collision and	242
Arbitration	248
Multi-Master Mode	
Read/Write Bit Information (R/W Bit)	
Slave Mode	
Transmission	
Sleep Operation	
Stop Condition Timing	
ID Locations	
INCF	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Indexed Literal Offset Addressing	000
and Standard PIC18 Instructions	414
Indexed Literal Offset Mode	414
Indirect Addressing	
INFSNZ	
Instruction Cycle	
Clocking Scheme	
Instruction Flow/Pipelining Instruction Set	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset Mode)	
ADDWFC	374
ANDLW	374
ANDWF	
BC	
BCF BN	
BNBNC	
BNN	
BNOV	
BNZ	378
BOV	381
BRA	379
BSF	
BSF (Indexed Literal Offset Mode)	
BTFSC	
BTFSSBTG	
BTG BZ	
CALL	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
CPFSLT	385 386
	JOD

#### 查询PIC18F24K22供应商 DCFSNZ

	~~
DCFSNZ	
DECF	886
DECFSZ	887
Extended Instruction Set4	
General Format	
GOTO	888
INCF	888
INCFSZ	889
INFSNZ	
IORLW	390
IORWF	390
LFSR	891
MOVF	
MOVFF	392
MOVLB	392
MOVLW	393
MOVWF	
MULLW	
MULWF	394
NEGF	395
NOP	
Opcode Field Descriptions	
POP	396
PUSH	396
RCALL	
RESET	
RETFIE	398
RETLW	398
RETURN	
RLCF	399
RLNCF	100
RRCF4	00
RRNCF4	
SETF	
SETF (Indexed Literal Offset Mode)4	
SETF (Indexed Literal Offset Mode)4	15
SETF (Indexed Literal Offset Mode)4 SLEEP4	15 02
SETF (Indexed Literal Offset Mode)4 SLEEP4 SUBFWB4	15 02 02
SETF (Indexed Literal Offset Mode)	15 02 02
SETF (Indexed Literal Offset Mode)4 SLEEP4 SUBFWB4	15 02 02
SETF (Indexed Literal Offset Mode)4 SLEEP4 SUBFWB4 SUBLW4 SUBLW4 SUBWF4	15 02 02 03
SETF (Indexed Literal Offset Mode) 4 SLEEP 4 SUBFWB 4 SUBLW 4 SUBLW 4 SUBWF 4 SUBWF 4 SUBWFB 4	15 02 02 03 03 04
SETF (Indexed Literal Offset Mode)	15 02 03 03 04 04
SETF (Indexed Literal Offset Mode) 4 SLEEP 4 SUBFWB 4 SUBLW 4 SUBWF 4 SUBWF 4 SUBWFB 4 SWAPF 4 TBLRD 4	15 02 03 03 04 04 04
SETF (Indexed Literal Offset Mode)	15 02 03 03 04 04 04
SETF (Indexed Literal Offset Mode) 4 SLEEP 4 SUBFWB 4 SUBLW 4 SUBWF 4 SUBWF 4 SUBWFB 4 SWAPF 4 TBLRD 4	15 02 03 03 04 04 04 05
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBLW       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TSTFSZ       4	15 02 03 03 04 04 04 05 06 07
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBLW       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TSTFSZ       4         XORLW       4	115 102 103 103 104 104 105 106 107 107
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TSTFSZ       4         XORLW       4         XORWF       4	115 102 103 103 103 104 105 106 107 108
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBLW       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TSTFSZ       4         XORLW       4	115 102 103 103 103 104 105 106 107 108
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORLW       4         NORWF       4         NTCON Register       1	15 102 102 103 103 104 104 105 106 107 107 108 115
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORLW       4         NORWF       4         INTCON Register       1         INTCON Registers       115–1	15 102 102 103 103 103 103 103 104 105 106 107 108 115 117
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1	15 102 103 103 103 104 105 106 107 108 115 117
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1	15 102 103 103 103 104 105 106 107 108 115 117
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1	15 102 103 103 103 104 105 106 107 108 115 117
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1	15 102 103 103 103 104 105 106 107 108 115 108 117 116
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         INTERNAL OSC Frequency Drift       1	15 102 103 103 103 103 103 103 103 104 105 106 107 108 117 108 117 116 117 38
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         INTERNAL OSC Frequency Drift       1         PLL in HFINTOSC Modes       1	15 102 103 103 103 103 103 103 103 104 105 106 107 108 117 108 117 116 117 38
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         INTCOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       1	15 102 102 103 103 104 105 106 107 108 15 17 16 17 38 39
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         Internal Oscillator Block       1         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3	15 102 103 103 104 105 106 107 108 115 106 117 38 39 360
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         INTCOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       1	15 102 103 103 104 105 106 107 108 115 106 117 38 39 360
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON2 Register       1         INTCON3 Register       1         Internal Oscillator Block       4         HFINTOSC Frequency Drift       9         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3	15 102 103 103 104 105 107 108 115 117 108 117 116 117 38 39 360 302
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON Register       1         INTCON3 Register       1         INTCON2 Register       1         INTCON3 Register       1         INTCON3 Register       1         INTCON3 Register       1         Internal Oscillator Block       4         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3         Internet Address       4	15 102 102 103 104 105 107 107 108 15 107 107 108 15 17 16 17 38 39 360 293
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCON Register       1         INTCON3 Register       1         Internal Oscillator Block       4         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3         Internet Address       4         Interrupt Sources       3	15 102 103 103 104 105 106 107 108 117 16 17 38 39 360 393 349
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         NTCON Register       1         INTCON Registers       115–1         INTCON Register       1         Internal Oscillator Block       1         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internet Address       4	15 102 103 103 104 105 107 108 117 116 117 38 39 302 393 393 393
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         NTCON Register       1         INTCON Registers       115–1         INTCON Register       1         Internal Oscillator Block       1         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internet Address       4	15 102 103 103 104 105 107 108 117 116 117 38 39 302 393 393 393
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORUW       4         XORWF       4         INTCON Register       1         INTCONS Register       1         INTCONS Register       1         Internal Oscillator Block       1         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3         Interrupt Sources       3         ADC       2         Interrupt-on-Change (RB7:RB4)       1	15 102 103 104 105 107 108 15 107 108 15 17 16 17 38 39 360 293 349 293 38
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         INTCON Register       1         Internal Oscillator Block       1         PLL in HFINTOSC Modes       1         Internal Sampling Switch (RSS) IMPEDANCE       3         Internet Address       4         Interrupt Sources       3	15 102 103 104 105 107 108 15 16 17 16 17 38 39 302 39 302 39 303 131
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         NTCON Register       1         INTCON Registers       115–1         INTCON Register       1         Internal Oscillator Block       4         HFINTOSC Frequency Drift       1         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Interrupt Sources       3 </td <td>115         102         103         104         105         107         108         109         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         1</td>	115         102         103         104         105         107         108         109         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         117         1
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         TBLRD       4         INTCON Register       1         Internal Oscillator       1         Use with WDT       3         Internal Sam	15 102 103 104 105 107 107 107 107 107 107 107 107 107 107
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         INTCON Register       115–1         INTCON Register       115–1         INTCON Register       115–1         INTCON Register       1         INTCON3 Register       1         INTCON3 Register       1         INTCON2 Register       1         INTCON3 Register       1         Internal Oscillator Block       HFINTOSC Frequency Drift         PLL in HFINTOSC Modes       1         Internal RC Oscillator       3         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3         Interrupt Sources       3         ADC       2         Interrupt-on-Change (RB7:RB4)       1         INT Pin       1         PORTB, Interrupt-on-Change       1	15 102 103 104 105 107 107 107 107 107 107 107 107 107 107
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         SUBWFB       4         SWAPF       4         TBLRD       4         TBLWT       4         TSTFSZ       4         XORWF       4         INTCON Register       1         INTCON Registers       115–1         INTCON Register       1         Internal Oscillator       1         Use with WDT       3         Internal Sampling Switch (RSS) IMPEDANCE       3         Interrupt-on-Change (RB7:RB4)       1         INTR0       1	15 102 103 104 105 107 107 107 107 107 107 107 107 107 107
SETF (Indexed Literal Offset Mode)       4         SLEEP       4         SUBFWB       4         SUBWF       4         SUBWFB       4         TBLRD       4         INTCON Register       1         Internal Oscillator       1         Use with WDT       3         Internal Sam	115         102         103         103         104         105         107         108         107         108         107         108         109         1007         108         107         108         107         108         107         108         107         108         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093         1093

# PIC18(L)F2X/4XK22

IORLW	 390
IORWF	 390
IPR Registers	 127
IPR1 Register	 127
IPR2 Register	 128
IPR3 Register	 129
IPR4 Register	 130
IPR5 Register	 130
L	

LFSR
Low-Voltage ICSP Programming. See Single-Supply
ICSP Programming

### Μ

Мар	79, 80
Master Clear (MCLR)	
Master Synchronous Serial Port. See MSSPx	
Memory Organization	
Data Memory	76
Program Memory	
Microchip Internet Web Site	
MOVF	
MOVFF	
MOVLB	
MOVEV	
MOVSI	
MOV33	
MOVWF MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development Environment Software	
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	
MSSPx	
SPI Mode	
SSPxBUF Register	
SSPxSR Register	
MULLW	
MULWF	394
Ν	
NEGF	
NOP	395
0	
-	
OSCCON Register	32, 33
Oscillator Configuration	
EC	
ECIO	
HS	
HSPLL	
LP	27
RC	27
XT	27
Oscillator Selection	349
Oscillator Start-up Timer (OST)	40, 63
Oscillator Switching	
Fail-Safe Clock Monitor	44
Two-Speed Clock Start-up	
OSCTUNE Register	
<b>U</b>	
Ρ	

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM (ECCP)	. 188
Packaging Information	. 463

### 

PIE Registers
PIE1 Register 123
PIE2 Register
PIE3 Register3125
PIE4 Register
PIE5 Register
PIR Registers
PIRT Register
PLL Frequency Multiplier
POP
POR. See Power-on Reset.
PORTA
Associated Registers135
PORTA Register133
TRISA Register133
PORTB
Associated Registers141
PORTB Register
PORTC 445
Associated Registers
PORTC Register
Associated Registers
PORTD Register
TRISD Register
PORTE
Associated Registers150
PORTE Register149
Power Managed Modes47
and A/D Operation296
Effects on Clock Sources40
Entering
Exiting Idle and Sleep Modes
by Interrupt
by Reset54
by Reset
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           PRI_RUN         48
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           PRI_RUN         48           SEC_RUN         48
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           PRI_RUN         48           SEC_RUN         48           Selecting         47
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           PRI_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           PRI_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           PRI_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Delays         40
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Timer (PWRT)         40           Prescaler, Timer0         159           PRI_IDLE Mode         52
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Timer (PWRT)         40           Prescaler, Timer0         159
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           PRI_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Timer (PWRT)         40           Prescaler, Timer0         159           PRI_IDLE Mode         52           PRI_RUN Mode         48           Program Counter         70
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           SEC_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Timer (PWRT)         40           Prescaler, Timer0         159           PRI_IDLE Mode         52           PRI_RUN Mode         48           Program Counter         70           PCL, PCH and PCU Registers         70
by Reset         54           by WDT Time-out         54           Without a Start-up Delay         54           Idle Modes         51           PRI_IDLE         52           RC_IDLE         53           SEC_IDLE         52           Multiple Sleep Functions         48           Run Modes         48           PRI_RUN         48           SEC_RUN         48           Selecting         47           Sleep Mode         51           Summary (table)         47           Power-on Reset (POR)         61           Power-up Timer (PWRT)         63           Time-out Sequence         63           Power-up Timer (PWRT)         40           Prescaler, Timer0         159           PRI_IDLE Mode         52           PRI_RUN Mode         48           Program Counter         70           PCL, PCH and PCU Registers         70           PCLATH and PCLATU Registers         70
by Reset54by WDT Time-out54Without a Start-up Delay54Idle Modes51PRI_IDLE52RC_IDLE53SEC_IDLE52Multiple Sleep Functions48Run Modes48PRI_RUN48SEC_RUN48Selecting47Sleep Mode51Summary (table)47Power-on Reset (POR)61Power-up Timer (PWRT)63Time-out Sequence63Power-up Delays40Porescaler, Timer0159PRI_RUN Mode48Program Counter70PCL, PCH and PCU Registers70Program Memory70
by Reset54by WDT Time-out54Without a Start-up Delay54Idle Modes51PRI_IDLE52RC_IDLE53SEC_IDLE52Multiple Sleep Functions48Run Modes48PRI_RUN48SEC_RUN48Selecting47Sleep Mode51Summary (table)47Power-on Reset (POR)61Power-up Timer (PWRT)63Time-out Sequence63Power-up Delays40Porescaler, Timer0159PRI_IDLE Mode52PRI_RUN Mode48Program Counter70PCL, PCH and PCU Registers70Program Memoryand Extended Instruction Setand Extended Instruction Set94
by Reset54by WDT Time-out54Without a Start-up Delay54Idle Modes51PRI_IDLE52RC_IDLE53SEC_IDLE52Multiple Sleep Functions48Run Modes48PRI_RUN48SEC_RUN48Selecting47Sleep Mode51Summary (table)47Power-on Reset (POR)61Power-up Timer (PWRT)63Time-out Sequence63Power-up Delays40Porescaler, Timer0159PRI_RUN Mode48Program Counter70PCL, PCH and PCU Registers70Program Memory70

Interrupt Vector       69         Look-up Tables       73         Map and Stack (diagram)       70         Reset Vector       69         Program Verification and Code Protection       362         Associated Registers       362         PSTRxCON Register       206         PUSH       396         PUSH and POP Instructions       72         PUSHL       412         PWM (ECCP Module)
Map and Stack (diagram)       70         Reset Vector       69         Program Verification and Code Protection       362         Associated Registers       362         PSTRxCON Register       206         PUSH       396         PUSH and POP Instructions       72         PUSHL       412
Map and Stack (diagram)       70         Reset Vector       69         Program Verification and Code Protection       362         Associated Registers       362         PSTRxCON Register       206         PUSH       396         PUSH and POP Instructions       72         PUSHL       412
Program Verification and Code Protection       362         Associated Registers       362         PSTRxCON Register       206         PUSH       396         PUSH and POP Instructions       72         PUSHL       412
Associated Registers
PSTRxCON Register206PUSH396PUSH and POP Instructions72PUSHL412
PUSH       396         PUSH and POP Instructions       72         PUSHL       412
PUSH       396         PUSH and POP Instructions       72         PUSHL       412
PUSHL
PWM (ECCP Module)
PWM Steering
Steering Synchronization
PWM Mode. See Enhanced Capture/Compare/PWM 188
PWM Steering 198
PWMxCON Register

## R

RAM. See Data Memory.	
RC_IDLE Mode	53
RC_RUN	48
RCALL	397
RCON Register	60
Bit Status During Initialization	67
RCREG	270
RCSTA Register	273
Reader Response	
Register	
RCREG Register	279
Register File	82
Registers	
ADCON0 (ADC Control 0)	298
ADCON1 (ADC Control 1)	299
ADCON2 (ADC Control 2)	300
ADRESH (ADC Result High) with ADFM = 0)	301
ADRESH (ADC Result High) with ADFM = 1)	301
ADRESL (ADC Result Low) with ADFM = 0)	301
ADRESL (ADC Result Low) with ADFM = 1)	301
BAUDCON (Baud Rate Control)	274
BAUDCON (EUSART Baud Rate Control)	274
CCPTMRS0 (PWM Timer Selection Control 0)	204
CCPTMRS1 (PWM Timer Selection Control 1)	204
CCPxCON (ECCPx Control)	201
CM1CON0 (C1 Control)	310
CM2CON0 (C2 Control)	
CM2CON1 (C2 Control)	
CONFIG1H (Configuration 1 High)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG4L (Configuration 4 Low)	
CONFIG5H (Configuration 5 High)	
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	
CONFIG6L (Configuration 6 Low)	356
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	
CTMUCONH (CTMU Control High)	
CTMUCONL (CTMU Control Low)	330
CTMUICON (CTMU Current Control)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCPxAS (CCPx Auto-Shutdown Control)	
EECON1 (Data EEPROM Control 1)	
HLVDCON (High/Low-Voltage Detect Control)	343

INTCON (Interrupt Control)	. 115
INTCON2 (Interrupt Control 2)	. 116
INTCON3 (Interrupt Control 3)	. 117
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
IPR3 (Peripheral Interrupt Priority)	
IPR4 (Peripheral Interrupt Priority)	
IPR5 (Peripheral Interrupt Priority)	
OSCCON (Oscillator Control)3	
OSCTUNE (Oscillator Tuning)	
PIE1 (Peripheral Interrupt Enable 1)	. 123
PIE2 (Peripheral Interrupt Enable 2)	. 124
PIE3 (Peripheral Interrupt Enable]	
PIE4 (Peripheral Interrupt Enable)	
PIE5 (Peripheral Interrupt Enable)	126
PIR1 (Peripheral Interrupt Request 1)	
PIR2 (Peripheral Interrupt Request 2)	
PSTRxCON (PWM Steering Control)	.206
PWMxCON (Enhanced PWM Control)	
RCON (Reset Control) 60	, 130
RCSTA (Receive Status and Control)	. 273
SLRCON (PORT Slew Rate Control)	
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	
SSPxADD (MSSPx Address and Baud Rate,	. 550
	004
I <sup>2</sup> C Mode)	
SSPxCON1 (MSSPx Control 1)	
SSPxCON2 (SSPx Control 2)	
SSPxMSK (SSPx Mask)	
SSPxSTAT (SSPx Status)	. 255
STATUS	89
STKPTR (Stack Pointer)	
T0CON (Timer0 Control)	
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	171
TXSTA (Transmit Status and Control)	
VREFCON0	
VREFCON1	. 341
VREFCON2	
WDTCON (Watchdog Timer Control)	. 361
RESET	
RESEL	. 397
Reset State of Registers	67
Reset State of Registers	67 349
Reset State of Registers Resets Brown-out Reset (BOR)	67 349 349
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST)	67 349 349 349
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR)	67 349 349 349 349
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST)	67 349 349 349 349
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR)	67 349 349 349 349 349
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT)	67 349 349 349 349 349 398
Reset State of Registers	67 349 349 349 349 349 349 398
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN	67 349 349 349 349 349 398 398 399
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETLW RETURN Return Address Stack	67 349 349 349 349 349 398 398 399 70
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR)	67 349 349 349 349 349 398 398 398 70 71
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History	67 349 349 349 349 398 398 398 399 70 71 481
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF	67 349 349 349 349 398 398 398 70 71 481 399
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF	67 349 349 349 349 398 398 398 398 70 71 71 481 399 400
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF	67 349 349 349 349 398 398 398 398 70 71 71 481 399 400
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF	67 349 349 349 349 398 398 398 70 71 481 399 400 400
Reset State of Registers	67 349 349 349 349 398 398 398 70 71 481 399 400 400
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RLNCF RRCF RRNCF	67 349 349 349 398 398 398 398 70 71 481 399 400 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RLNCF RRCF RRNCF	67 349 349 349 398 398 398 398 70 71 481 399 400 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RLNCF RRCF RRNCF S S SEC_IDLE Mode	67 349 349 349 349 398 398 70 71 481 399 400 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RLNCF RRCF S S SEC_IDLE Mode SEC_RUN Mode	67 349 349 349 349 398 398 70 71 481 399 400 401 401 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RRCF RRCF S SEC_IDLE Mode SEC_RUN Mode SETF	67 349 349 349 398 398 398 398 70 71 481 399 400 401 52 48 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RLNCF RRCF S SEC_IDLE Mode SEC_RUN Mode SETF Shoot-through Current	67 349 349 349 398 398 398 398 70 71 481 399 400 401 52 48 401
Reset State of Registers Resets Brown-out Reset (BOR) Oscillator Start-up Timer (OST) Power-on Reset (POR) Power-up Timer (PWRT) RETFIE RETLW RETURN Return Address Stack Return Stack Pointer (STKPTR) Revision History RLCF RLNCF RRCF RRCF S SEC_IDLE Mode SEC_RUN Mode SETF	67 349 349 349 349 398 398 70 71 481 399 400 401 52 48 401 52 48 401 197

# PIC18(L)F2X/4XK22

Sleep
OSC1 and OSC2 Pin States
Sleep Mode
Slew Rate
Software Simulator (MPLAB SIM)
Software Simulator (MPLAB SIM)
SPBRGH
Special Event Higger
Map
SPI Mode (MSSPx)
Associated Registers
SPI Clock
SR Latch
Associated Registers
Effects of a Reset
SRCON0 Register
SRCON1 Register
SSPxADD Register
SSPxCON1 Register
SSPxCON2 Register
SSPxMSK Register
SSPxOV
SSPxOV Status Flag
SSPxSTAT Register
R/W Bit
Stack Full/Underflow Resets
Standard Instructions
STATUS Register
STKPTR Register
SUBFSR
SUBFWB
SUBLW 403
SUBULNK 413
SUBWF 403
SUBWFB 404
SWAPF 404
т
-
T0CON Register
T1CON Register
T1GCON Register
Table Pointer Operations (table)   98
Table Reads/Table Writes
TBLRD
TBLWT
Time-out in Various Situations (table)
Timer0
Associated Registers
Operation
Overflow Interrupt
Prescaler
Prescaler Assignment (PSA Bit)
Prescaler Select (10PS2:10PS0 Bits)
Reads and Writes in 16-Bit Mode
Source Edge Select (T0SE Bit)
Source Select (TOCS Bit)
Switching Prescaler Assignment

Operation	162
Operation During Sleep	
Oscillator	163
Prescaler	163
Timer1 Gate	
	161
Selecting Source	
TMR1H Register	161
TMR1L Register	161
Timer2	
	176
Associated registers	
Timer2/4/6	173
Associated registers	176
Timers	
Timer1	
T1CON	
T1GCON	171
Timer2/4/6	
TXCON	175
	175
Timing Diagrams	
A/D Conversion	459
Acknowledge Sequence	
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	267
Auto Wake-up Bit (WUE) During Normal Operation	281
Auto Wake-up Bit (WUE) During Sleep	
Automatic Baud Rate Calculator	
Baud Rate Generator with Clock Arbitration	239
BRG Reset Due to SDA Arbitration During Start	
Condition	250
Brown-out Reset (BOR)	446
Bus Collision During a Repeated Start Condition	
(Case 1)	251
Bus Collision During a Repeated Start Condition	
÷ .	054
(Case 2)	
Bus Collision During a Start Condition (SCL = 0)	250
Bus Collision During a Stop Condition (Case 1)	252
Bus Collision During a Stop Condition (Case 2)	
Bus Collision During Start Condition (SDA only)	
Bus Collision for Transmit and Acknowledge	
Capture/Compare/PWM (CCP)	448
CLKO and I/O	
Clock Synchronization	
Clock/Instruction Cycle	74
Comparator Output	305
EUSART Synchronous Receive (Master/Slave)	458
EUSART Synchronous Transmission	
	450
(Master/Slave)	458
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	450
Example SPI Master Mode Timing	
Example SPI Slave Mode (CKE = 0)	151
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes except PLL)	443
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output191,	197
High/Low-Voltage Detect Characteristics	440
High-Voltage Detect Operation (VDIRMAG = 1)	
I <sup>2</sup> C Bus Data	454
I <sup>2</sup> C Bus Start/Stop Bits	453
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	243
I <sup>2</sup> C Master Mode (7-Bit Reception)	
I <sup>2</sup> C Stop Condition Receive or Transmit Mode	
T C STOD CONTINUE RECEIVE OF LIAUSTILLIVIOOP	241

Internal Oscillator Switch Timing43
Low-Voltage Detect Operation (VDIRMAG = 0) 345
Master SSP I <sup>2</sup> C Bus Data
Master SSP I <sup>2</sup> C Bus Start/Stop Bits
PWM Auto-shutdown
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 195
PWM Output (Active-High)
PWM Output (Active-Low)
Repeat Start Condition
Reset, Watchdog Timer (WDT), Oscillator Start-up
Timer (OST), Power-up Timer (PWRT)
Send Break Character Sequence
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)
SPI Mode (Master Mode)
Synchronous Reception (Master Mode, SREN) 287
Synchronous Transmission
Synchronous Transmission (Through TXEN)
(MCLR Tied to VDD)
Time-out Sequence on Power-up (MCLR
Not Tied to VDD, Case 1)
Time-out Sequence on Power-up (MCLR
Not Tied to VDD, Case 2)
Time-out Sequence on Power-up (MCLR
Tied to VDD, VDD Rise < TPWRT)
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge 167
Transition for Entry to SEC_RUN Mode 49
Transition for Entry to Sleep Mode51
Transition for Wake from Sleep (HSPLL)
Transition from RC_RUN Mode to PRI_RUN Mode 50
Transition from SEC_RUN Mode to PRI_RUN
Mode (HSPLL) 49 Transition Timing for Entry to Idle Mode 52
Transition Timing for Wake from Idle to Run Mode
Timing Diagrams and Specifications
A/D Conversion Requirements
Capture/Compare/PWM Requirements
CLKO and I/O Requirements
EUSART Synchronous Receive Requirements 458
EUSART Synchronous Transmission Requirements
458
Example SPI Mode Requirements
(Master Mode, CKE = 0)
(Master Mode, CKE = 1)
(Slave Mode, CKE = 0)
(Slave Mode, CKE = 1)
External Clock Requirements
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements       447
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements       447         Timer0 and Timer1 External Clock Requirements       448
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements       447         Timer0 and Timer1 External Clock Requirements       448         Top-of-Stack Access       71
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements       447         Timer0 and Timer1 External Clock Requirements       448         Top-of-Stack Access       71         TSTFSZ       407
External Clock Requirements       443         I <sup>2</sup> C Bus Data Requirements (Slave Mode)       455         I <sup>2</sup> C Bus Start/Stop Bits Requirements       454         Master SSP I <sup>2</sup> C Bus Data Requirements       457         Master SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements       456         PLL Clock       444         Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements       447         Timer0 and Timer1 External Clock Requirements       448         Top-of-Stack Access       71

## 查询PIC18F24K22供应商

Two-Word Instructions
Example Cases75
TXCON (Timer2/4/6) Register
TXREG
TXSTA Register
BRGH Bit
V
v
Voltage Reference (VR)
Specifications439
VREF. SEE ADC Reference Voltage
VREFCON0 Register
VREFCON1 (Digital-to-Analog Converter Control 0)
Register
VREFCON2 (Digital-to-Analog Converter Control 1)
Register
W
Wake-up on Break
Watchdog Timer (WDT)
Associated Registers
Control Register 361
Control Register
Programming Considerations

查询PIC18F24K22供应商 NOTES:

### 查询PIC18F24K22供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### 查询PIC18F24K22供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent							
RE:	Reader Response								
From	: Name								
	Company								
	Address								
	City / State / ZIP / Country								
	Telephone: ()	FAX: ()							
Appli	cation (optional):								
Woul	ld you like a reply?YN								
Devi	ce: PIC18(L)F2X/4XK22	Literature Number: DS41412C							
Ques	stions:								
1. V	1. What are the best features of this document?								
_									
_									
2. ⊦	low does this document meet your l	hardware and software development needs?							
_									
3. L	3. Do you find the organization of this document easy to follow? If not, why?								
_									
4 V	What additions to the document do v	you think would enhance the structure and subject?							
5. What deletions from the document could be made without affecting the overall usefulness?									
<ol> <li>Is there any incorrect or misleading information (what and where)?</li> </ol>									
_									
_									
7. ⊦	low would you improve this docume	ent?							
_									
_									

## 查询PIC18F24K22供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> <sup>(2)</sup> -	¥	<u>/xx</u>	<u>xxx</u>	Examples:
Device	Tape and Reel Option	Temperature Range	Package	Pattern	<ul> <li>a) PIC18F46K22-E/P 301 = Extended temp., PDIP package, QTP pattern #301.</li> <li>b) PIC18F46K22-I/SO = Industrial temp., SOIC package.</li> </ul>
Device:	Device: PIC18F46K22, PIC18LF46K22 PIC18F45K22, PIC18LF45K22 PIC18F44K22, PIC18LF44K22 PIC18F43K22, PIC18LF43K22 PIC18F26K22, PIC18LF26K22 PIC18F25K22, PIC18LF25K22 PIC18F24K22, PIC18LF24K22 PIC18F23K22, PIC18LF23K22			<ul> <li>c) PIC18F46K22-E/P = Extended temp., PDIP package.</li> <li>d) PIC18F46K22T-I/ML = Tape and reel, Industrial temp., QFN package.</li> </ul>	
Tape and Reel Option:	blank = standa T = Tape and F	rd packaging (tube Reel <sup>(1, 2)</sup>	e or tray)		
Temperature Range:			Extended) ndustrial)		<ul> <li>Note 1: Tape and Reel option is available for ML, MV, PT, SO and SS packages with industrial Temperature Range only.</li> <li>2: Tape and Reel identifier only appears in catalog part number description. This</li> </ul>
Package:ML=QFN $MV$ =UQFN $P$ = $PDIP$ $PT$ =TQFP (Thin Quad Flatpack) $SO$ = $SOIC$ $SP$ = $SKinny Plastic DIP$ $SS$ = $SSOP$			identifier is used for ordering purposes and is not printed on the device package.		
Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise)					



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/15/10