# DATA SHEET

## **TDA8706A**

6-bit analog-to-digital converter with multiplexer and clamp

Product specification Supersedes data of 1996 Jul 30

2003 Jul 21







## **TDA8706A**

### **FEATURES**

- 6-bit resolution
- · Binary CMOS compatible outputs
- · CMOS compatible digital inputs
- · TLL clock input
- Three multiplexed video inputs
- R, G and B clamps on code 0
- Single 6-bit Analog-to-Digital Converter (ADC) operation allowed up to 40 MSPS
- · External control of clamping level
- Internal reference voltage (external reference allowed)
- Power dissipation only 36 mW (typical)
- Operating temperature of -40 to +85 °C
- Operating between 2.7 and 3.6 V
- · Sine wave clock allowed.

### **APPLICATIONS**

- · General purpose video applications
- . R, G and B signals
- · Automotive (car navigation)
- LCD systems
- Frame grabber.

### **GENERAL DESCRIPTION**

The TDA8706A is a 6-bit ADC with three analog multiplexed inputs. Each input has an analog clamp on code 0 for RGB video processing. Clamping level can also be adjusted externally up to code 20. It can also be used as a single 6-bit ADC.

## **QUICK REFERENCE DATA**


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DDA}$	analog supply voltage		2.7	3.3	3.6	٧
$V_{DDD}$	digital supply voltage		2.7	3.3	3.6	V
$V_{DDO}$	output stage supply voltage		2.7	3.3	3.6	<b>V</b>
I <sub>DDA</sub>	analog supply current		_	6.4	10	mA
I <sub>DDD</sub>	digital supply current		_	4.4	8.5	mA
I <sub>DDO</sub>	output stage supply current	f <sub>clk</sub> = 40 MHz; ramp input	_	_	1.8	mA
INL	integral non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	_	±0.20	±0.5	LSB
DNL	differential non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	_	±0.10	±0.35	LSB
f <sub>clk(max)</sub>	maximum clock frequency		40	_	_	MHz
P <sub>tot</sub>	total power dissipation	f <sub>clk</sub> = 40 MHz; ramp input	_	36	73	mW

## **ORDERING INFORMATION**

TYPE		PACKAGE								
NUMBER	NAME	DESCRIPTION	VERSION							
TDA8706AM	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1							

## TDA8706A


## **BLOCK DIAGRAM**



## TDA8706A

## **PINNING**

SYMBOL	PIN	DESCRIPTION				
SR	1	select input RED				
SG	2	select input GREEN				
SB	3	select input BLUE				
CLP 4		clamping pulse input (positive pulse)				
$V_{DDA}$	5	analog supply voltage				
$V_{RB}$	6	reference voltage BOTTOM output				
$V_{SSA}$	7	analog ground				
RED	8	RED input				
GREEN	9	GREEN input				
BLUE	10	BLUE input				
$V_{CLPR}$	11	RED clamping voltage level input				
V <sub>CLPB</sub>	12	BLUE clamping voltage level input				
$V_{CLPG}$	13	GREEN clamping voltage level input				
$V_{SSO}$	14	output stage ground				
D0	15	digital voltage output; bit 0 (LSB)				
D1	16	digital voltage output; bit 1				
D2	17	digital voltage output; bit 2				
D3	18	digital voltage output; bit 3				
D4	19	digital voltage output; bit 4				
D5	20	digital voltage output; bit 5				
$V_{DDO}$	21	output stage supply voltage				
V <sub>SSD</sub>	22	digital ground				
$V_{DDD}$	23	digital supply voltage				
CLK	24	clock input				



TDA8706A

## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DDA}$	analog supply voltage	-0.3	+7.0	V
$V_{DDD}$	digital supply voltage	-0.3	+7.0	V
$\Delta V_{DD}$	supply voltage difference			
	$V_{DDA} - V_{DDD}$	-1.0	+1.0	V
	$V_{DDA} - V_{DDO}$	-1.0	+1.0	V
	$V_{DDD} - V_{DDO}$	-1.0	+1.0	V
VI	input voltage	-0.3	+7.0	V
Io	output current	_	10	mA
T <sub>stg</sub>	storage temperature	<b>-55</b>	+150	°C
T <sub>amb</sub>	operating ambient temperature	-40	+85	°C
T <sub>j</sub>	junction temperature	_	150	°C

## **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	119	K/W

## **CHARACTERISTICS**

 $V_{DDA}$  = 2.7 to 3.6 V;  $V_{DDD}$  = 2.7 to 3.6 V;  $V_{DDO}$  = 2.7 to 3.6 V;  $V_{SSA}$ ,  $V_{SSD}$  and  $V_{SSO}$  shorted together;  $V_{i(p-p)}$  = 0.7 V;  $T_{amb}$  = -40 to +85 °C; typical values measured at  $V_{DDA}$  =  $V_{DDD}$  =  $V_{DDO}$  = 3.3 V and  $T_{amb}$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			•	•		
$V_{DDA}$	analog supply voltage		2.7	3.3	3.6	V
V <sub>DDD</sub>	digital supply voltage		2.7	3.3	3.6	V
$V_{DDO}$	output stage supply voltage		2.7	3.3	3.6	V
$\Delta V_{DD}$	supply voltage difference					
	$V_{DDA} - V_{DDD}$		-0.3	_	+0.3	V
	$V_{DDA} - V_{DDO}$		-0.3	_	+0.3	V
	$V_{DDD} - V_{DDO}$		-0.3	_	+0.3	V
I <sub>DDA</sub>	analog supply current		_	6.4	10	mA
I <sub>DDD</sub>	digital supply current		_	4.4	8.5	mA
I <sub>DDO</sub>	output stage supply current	f <sub>clk</sub> = 40 MHz; ramp input	_	_	1.8	mA

TDA8706A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
P <sub>tot</sub>	total power dissipation		_	36	73	mW	
Inputs				•		•	
CLOCK INP	UT CLK (REFERENCED TO V <sub>SS</sub>	<sub>SD</sub> ); note 1					
V <sub>IL</sub>	LOW-level input voltage		0	_	0.8	V	
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	$V_{DDD}$	V	
I <sub>IL</sub>	LOW-level input current	V <sub>clk</sub> = 0.8 V	-1	0	+1	μА	
I <sub>IH</sub>	HIGH-level input current	V <sub>clk</sub> = 2.0 V	_	2	10	μΑ	
Zi	input impedance	f <sub>clk</sub> = 40 MHz	_	4	_	kΩ	
C <sub>i</sub>	input capacitance	f <sub>clk</sub> = 40 MHz	_	3	_	pF	
INPUTS SR	, SG, SB AND CLP (REFEREN	CED TO V <sub>SSD</sub> )			•		
V <sub>IL</sub>	LOW-level input voltage		0	_	$V_{DDD} \times 0.3$	V	
V <sub>IH</sub>	HIGH-level input voltage		$V_{DDD} \times 0.7$	_	$V_{DDD}$	V	
I <sub>IL</sub>	LOW-level input current	$V_{IL} = V_{DDD} \times 0.2$	-1	_	_	μА	
I <sub>IH</sub>	HIGH-level input current	$V_{IH} = V_{DDD} \times 0.8$	_	_	+1	μΑ	
INPUTS V <sub>C</sub>	<sub>LPR</sub> , V <sub>CLPG</sub> AND V <sub>CLPB</sub> (REFE	RENCED TO V <sub>SSA</sub> ); see Tables	1 and 2		•		
V <sub>CLP</sub>	input voltage for clamping		V <sub>code(-9)</sub>	_	V <sub>code(20)</sub>	٧	
I <sub>CLP</sub>	input current		_	_	30	μΑ	
A <sub>CLP</sub>	clamp accuracy	between inputs RED, GREEN and BLUE of each device; T <sub>amb</sub> = 25 °C	each -1 -		+1	LSB	
ANALOG IN	LEUTS RED, GREEN AND BLU						
V <sub>i(p-p)</sub>	input voltage amplitude (peak-to-peak value)		0.63	0.70	0.77	V	
l <sub>i</sub>	input current		_	_	10	μΑ	
C <sub>clamp</sub>	clamp coupling capacitance		1	10	100	nF	
Reference	voltages for the resistor l	adder; see Table 1	1	•	'		
$V_{RB}$	BOTTOM reference voltage		V <sub>DDA</sub> – 1.29	V <sub>DDA</sub> – 1.21	V <sub>DDA</sub> – 1.13	V	
Outputs					•	•	
DIGITAL OU	TPUTS D5 TO D0 (REFERENCE	ED TO V <sub>SSD</sub> )					
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub> = 1 mA	0	_	0.5	V	
V <sub>OH</sub>	HIGH-level output voltage	I <sub>O</sub> = -1 mA	V <sub>DDO</sub> – 0.5	_	$V_{DDO}$	V	
	characteristics				1 220	!	
	UT CLK; see Fig.3; note 1						
f <sub>clk(max)</sub>	maximum clock frequency		40	_	_	MHz	
f <sub>mux(max)</sub>	maximum multiplexer frequency		20	_	_	MHz	
t <sub>CPH</sub>	clock pulse width HIGH		9	_	_	ns	
t <sub>CPL</sub>	clock pulse width LOW		9	_	_	ns	

TDA8706A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
t <sub>r</sub>	clock rise time	10% to 90%; $f_{clk} \le 40$ MHz; LOW = 0.8 V, HIGH = 2.0 V	_	_	7	ns	
t <sub>f</sub>	clock fall time	90% to 10%; $f_{clk} \le 40$ MHz; LOW = 0.8 V, HIGH = 2.0 V	_	_	7	ns	
Analog si	ignal processing				·		
LINEARITY							
INL	integral non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	_	±0.20	±0.5	LSB	
DNL	differential non-linearity	f <sub>clk</sub> = 40 MHz; ramp input	_	±0.10	±0.35	LSB	
EFFECTIVE	BITS; note 2		•	•	•	•	
EB	effective bits	$f_{clk} = 40 \text{ MHz};$ $f_i = 4.43 \text{ MHz}$	5.5	5.8	-	bits	
Timing (f	clk = 40 MHz; C <sub>L</sub> = 10 pF); s	ee Fig.3				•	
OUTPUT DA	ATA; note 3						
t <sub>ds</sub>	sampling delay time		_	_	7	ns	
t <sub>h</sub>	output hold time		6.5	9.0	_	ns	
t <sub>d</sub>	output delay time		_	12	19	ns	
SELECT IN	PUT SIGNALS SR, SG, SB AND	CLP					
t <sub>su</sub>	set-up time SR, SG and	with no overlap; see Fig.3	10	_	_	ns	
	SB	with overlap; see Fig.4	_	_	_	ns	
t <sub>r</sub>	rise time SR, SG and SB	10% to 90%	4	6	_	ns	
$t_f$	fall time SR, SG and SB	90% to 10%	4	6	_	ns	
t <sub>over</sub>	RED, GREEN and BLUE (active) overlap time with respect to select signals SR, SG and SB	see Fig.4	0 –		_	ns	
t <sub>CLPP</sub>	clamp pulse time	C <sub>CLP</sub> = 10 nF	_	3	_	μs	
t <sub>MH</sub>	multiplexer hold time SR, SG and SB		9	-	_	ns	

## **Notes**

- 1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns. A sine wave with specified amplitude is also allowed.
- 2. Effective bits are derived from a Fast Fourier Transform (FFT) processing taking 2K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
- 3. Output data acquisition: the output data is available after the maximum delay time  $t_{\text{d}}$ .

TDA8706A

**Table 1** Output coding and input voltage (typical values);  $V_{DDA} = V_{DDD} = 3.3 \text{ V}$ 

eten.	V 00	BINARY OUTPUT BITS						
STEP	V <sub>i</sub> (V)	D5	D4	D3	D2	D1	D0	
Underflow	<v<sub>DDA – 1.12</v<sub>	0	0	0	0	0	0	
0	V <sub>DDA</sub> – 1.12	0	0	0	0	0	0	
1		0	0	0	0	0	1	
•								
•		-			•			
62		1	1	1	1	1	0	
63	V <sub>DDA</sub> – 0.42	1	1	1	1	1	1	
Overflow	V <sub>DDA</sub> - 0.42 >V <sub>DDA</sub> - 0.42	1	1	1	1	1	1	

**Table 2** Clamping input level ( $V_{CLPR}$ ,  $V_{CLPG}$  and  $V_{CLPB}$ )

V <sub>CLPR</sub> , V <sub>CLPG</sub> , V <sub>CLPB</sub>	CLAMPING LEVEL
Open-circuit <sup>(1)</sup>	code 0
V <sub>code(-9)</sub> to V <sub>code(20)</sub>	code –9 to code 20


## Note

1. Use capacitor  $\geq$ 10 pF to  $V_{SSA}$ .


**Table 3** Clamp and inputs RED, GREEN and BLUE;  $V_{DDA} = V_{DDD} = V_{DDO} = 3.3 \text{ V}$ 


SR or SG or SB	CLAMP	V <sub>CLPR</sub> , V <sub>CLPG</sub> or V <sub>CLPB</sub>	V <sub>i</sub> RED or GREEN or BLUE	DIGITAL OUTPUTS		
0		open	V <sub>DDA</sub> – 1.12 V	don't care		
U	1	V <sub>CLP</sub>	$V_{CLP}$	don't care		
1	'	open	$V_{DDA} - 1.12 V$	0		
1		V <sub>CLP</sub>	$V_{CLP}$	code (V <sub>CLP</sub> )		

## TDA8706A




TDA8706A







## TDA8706A

## INTERNAL PIN CONFIGURATIONS








TDA8706A

## **APPLICATION INFORMATION**



The analog and digital supplies should be separated and decoupled.

 $V_{\mbox{\scriptsize DDO}}$  should be well decoupled with its capacitor in order to be as close as possible to its pin.

 $V_{RB}$  must not be connected to  $V_{CLPR},\,V_{CLPB}$  or  $V_{CLPG}$  pins.

For applications where the black level is clamped to code 0,  $V_{CLPB}$ ,  $V_{CLPB}$  and  $V_{CLPB}$  must be left open-circuit with their respective decoupling capacitors. In that event, they may also be connected together in order to use only one single decoupling capacitor.

- (1)  $V_{RB}$  is decoupled to  $V_{SSA}$ . An external regulator can also be connected to  $V_{RB}$ .
- (2) V<sub>CLPR</sub>, V<sub>CLPB</sub> and V<sub>CLPG</sub> are decoupled to V<sub>SSA</sub>. External voltages can also be forced on V<sub>CLPR</sub>, V<sub>CLPB</sub> and V<sub>CLPB</sub>.
- (3)  $V_{DDO}$  and  $V_{DDO}$  can be shorted together but the decoupling capacitors should remain as close as possible to its pin.


Fig.9 Application diagram.

TDA8706A

## **PACKAGE OUTLINE**

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



## **DIMENSIONS** (mm are the original dimensions)

,																		
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT340-1		MO-150				<del>99-12-27</del> 03-02-19

2003 Jul 21 13

## TDA8706A

### **SOLDERING**

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept:

- below 220 °C for all the BGA packages and packages with a thickness ≥ 2.5mm and packages with a thickness <2.5 mm and a volume ≥350 mm<sup>3</sup> so called thick/large packages
- below 235 °C for packages with a thickness <2.5 mm and a volume <350 mm<sup>3</sup> so called small/thin packages.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

TDA8706A

## Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD		
PACKAGE	WAVE	REFLOW <sup>(2)</sup>	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable	
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(6)</sup>	suitable	

#### **Notes**

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TDA8706A

### **DATA SHEET STATUS**

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors – a worldwide company

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/02/pp17

Date of release: 2003 Jul 21

Document order number: 9397 750 10878

Let's make things better.

Philips Semiconductors



