

ETR0202_005

Voltage Detectors, Delay Circuit Built-In

■GENERAL DESCRIPTION

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-ch open drain output configurations are available.

Since the delay circuit is built-in, peripherals are unnecessary and high density mounting is possible.

APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry




FEATURES	
Highly Accurate	: ± 2%
Low Power Consumption	: 1.0 µ A(TYP.)[VIN=2.0V]
Detect Voltage Range	: 1.6V ~ 6.0V in 0.1V increments
Operating Voltage Range	: 0.7V ~ 10.0V
Detect Voltage Temperat	ture Characteristics
	:±100ppm/°C(TYP.)
Built-In Delay Circuit	: ① 1ms ~ 50ms
	② 50ms ~ 200ms
	③ 80ms ~ 400ms
Output Configuration	: N-ch open drain output or CMOS
Packages	: SOT-23
	: SOT-89
	: TO-92
Environmentally Friendly	: EU RoHS Compliant, Pb Free


* No parts are available with an accuracy of ± 1% WWW.DZSC.COM

■TYPICAL APPLICATION CIRCUITS

TYPICAL PERFORMANCE CHARACTERISTICS




Release Delay Time vs. Ambient Temperature



Ambient Temperature:Ta(°C)



■PIN CONFIGURATION



PIN NUMBER			PIN NAME	FUNCTION		
SOT-23	SOT-89	TO-92	TO-92			
3	2	2	V _{IN}	Supply Voltage Input		
2	3	3	V _{SS}	Ground		
1	1	1	Vout	Output		









■PRODUCT CLASSIFICATION

Ordering Information

XC61F (1)(2)(3)(4)(5)(6)(7)-(8)^(*1)


Ordering Information	mation			
XC61F 1234	567-8			
DESIGNATOR	ITEM	SYMBOL	DESCRIPTION	
1	Output Configuration	С	CMOS output	
	Output Configuration	N	N-ch open drain output	
23	Detect Voltage	16 ~ 60	e.g. 2.5V → ②2 , ③5	
23		10-10	e.g. 3.8V → ②3, ③8	
202		1	50ms ~ 200ms	
4	Release Output Delay	4	80ms ~ 400ms	
		5	1ms ~ 50ms	
5	Detect Accuracy	2	Within ± 2.0%	
	Packages (Order Unit)	MR	SOT-23 (3,000/Reel)	
		MR-G	SOT-23 (3,000/Reel)	
		PR	SOT-89 (1,000/Reel)	
67-8 (*1)		PR-G	SOT-89 (1,000/Reel)	
67-8		TH	TO-92 Taping Type: Paper type (2,000/Tape)	
		TH-G	TO-92 Taping Type: Paper type (3,000/Tape)	
		ТВ	TO-92 Taping Type: Bag (500/Bag)	
		TB-G	TO-92 Taping Type: Bag (500/Bag)	

⁽¹⁾ The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.



(1) CMOS output **1** R1 € Delay ∐∨о∪т circuit R2 Vref -🖄 Vss R3 $\frac{1}{2}$ WWW.DZSC.COM

(2) N-ch open drain output





XC61F Series

查询XC61FC供应商

■ABSOLUTE MAXIMUM RATINGS

ADSOLUTEI		ATINGS		Ta = 25°0
PARAME	TER	SYMBOL	RATINGS	UNITS
Input Voltage		V _{IN}	V _{SS} -0.3~12.0	V
Output Current		I _{OUT}	50	mA
Output Voltage	CMOS		V _{SS} -0.3 ~ V _{IN} + 0.3	DZSC.
	N-ch open drain	Vout	V _{SS} -0.3 ~ 9	V
	output	17.10	S 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Power Dissipation	SOT-23	1 VOID	250	
	SOT-89	SC Pd	500	mW
	TO-92		300	1
Operating Temperature Range		Topr	-30~+80	°C
Storage Temperature Range		Tstg	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

Ta = 25°C

PARA	METER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUIT	
Detect	Voltage	VDF	TD IS COM		Vdf(t) x 0.98	VDF(T)	VDF(T) x 1.02	V	1	
Hystere	sis Width	VHYS	1.0250		Vdf x 0.02	VDF x 0.05	Vdf x 0.08	V	1	
NO HH	(P			VIN = 1.5V	-	0.9	2.6			
			VIN = 2.0V	-	1.0	3.0	L MAR	l		
Supply	Current	Iss		VIN = 3.0V		1.3	3.4	μA	2	
				$V_{IN} = 4.0V$		1.6	3.8]		
			1	VIN = 5.0V	1.1	2.0	4.2			
Operatin	g Voltage	Vin	VDF= 1.6V to	o 6.0V	0.7	-	10.0	V	1	
		t	- D COM	VIN = 1.0V	1.0	2.2	-			
			N-ch VDs =0.5V	VIN = 2.0V	3.0	7.7	-	mA	3	
				VIN = 3.0V	5.0	10.1	-			
Ou <mark>tpu</mark> t	Current			VIN = 4.0V	6.0	11.5	-			
				VIN = 5.0V	7.0	13.0	17			
		P-ch VDs=2.1V (CMOS Output)	VIN = 8.0V		-10.0	-2.0	COM	4		
Leak Output Current Nch Open Drain			V _{IN} = 10.0V, V _{OUT} = 10.0V		111	0.01	1.02.0			
		I _{LEAK}	-TD ISOM	JT = 10.0V	_	0.01	0.1	μA	3	
Tempe	Voltage erature steristics	ΔV _{DF} / (ΔTopr·V _{DF})	(.DZS0.0		-	±100	-	ppm/ °C	1	
Release Delay Time (VDR → VOUT inversion)				50	-	200	100			
		tDR VIN changes from 0.6	.6V to 10V	80	14	400	ms	5		
					1	WWV			50	

VDF (T): Setting detect voltage value Release Voltage: VDR = VDF + VHYS

* Release Delay Time: 1ms to 50ms & 80ms to 400ms versions are also available.

Note: The power consumption during power-start to output being stable (release operation) is 2 µ A greater than it is after that period (completion of release operation) because of delay circuit through current.





■OPERATIONAL EXPLANATION

CMOS output

(1) When a voltage higher than the release voltage (V_{DR}) is applied to the voltage input pin (V_{IN}) , the voltage will gradually fall. When a voltage higher than the detect voltage (V_{DF}) is applied to VIN, output (V_{OUT}) will be equal to the input at VIN.


Note that high impedance exists at V_{OUT} with the N-ch open drain output configuration. If the pin is pulled up, V_{OUT} will be equal to the pull up voltage.

- When V_{IN} falls below V_{DF}, V_{OUT} will be equal to the ground voltage (V_{SS}) level (detect state). Note that this also applies to N-ch open drain output configurations.
- ③ When V_{IN} falls to a level below that of the minimum operating voltage (V_{MIN}) output will become unstable. Because the output pin is generally pulled up with configurations, output will be equal to pull up voltage.
- 4 When V_{IN} rises above the V_{SS} level (excepting levels lower than minimum operating voltage), V_{OUT} will be equal to V_{SS} until V_{IN} reaches the V_{DR} level.
- (5) Although V_IN will rise to a level higher than V_{DR}, V_{OUT} maintains ground voltage level via the delay circuit.
- 6 Following transient delay time, V_{IN} will be output at V_{OUT}. Note that high impedance exists with the N-ch open drain output configuration and that voltage will be dependent on pull up.

Notes:

- 1. The difference between V_{DR} and V_{DF} represents the hysteresis range.
- 2. Release delay time (t_{DR}) represents the time it takes for V_{IN} to appear at V_{OUT} once the said voltage has exceeded the V_{DR} level.

Timing Chart



XC61F Series

查询XC61FC供应商

■DIRECTIONS FOR USE

Notes on Use

- 1. Please use this IC within the stated absolute maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, oscillation may occur as a result of voltage drops at R_{IN} if load current (I_{OUT}) exists. It is therefore recommend that no resistor be added. (refer to Oscillation Description (1) below)
- When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (I_{OUT}) does not exist. (refer to Oscillation Description (2) below)
- 4. If a resistor (R_{IN}) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above. Further, please ensure that R_{IN} is less than 10k Ω and that C_{IN} is more than 0.1 μ F, please test with the actual device. However, N-ch open drain output only. (Figure 1).
- 5. With a resistor RIN connected between the V_{IN} pin and the power supply, the V_{IN} pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V_{IN} pin.
- 6. Depending on circuit's operation, release delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temperature.
- 7. Torex places an importance on improving our products and its reliability. However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

Oscillation Description

(1) Oscillation as a result of load current with the CMOS output configuration:

When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow through RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the power supply and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current:

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Figure 3). Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Figure 1. When using an input resistor

■DIRECTIONS FOR USE (Continued)

Oscillation Description (Continued)




Figure 2. Oscillation in relation to output current





Figure 3. Oscillation in relation to through current








■TEST CIRCUITS




df.dzsc.com



9/14

董库 「 f.dzsc.con




10/14





■PACKAGING INFORMATION



0

df.dzsc.com





