

5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs


General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (5476) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See NS Package Number J16A, N16E or W16A

Inputs

Function Table

		nputs	_		Out	puts
PR	CLR	CLK	J	к	Q	Q
L	н	х	х	х	н	L
н	L	Х	Х	Х	L	н
L	L	Х	Х	х	H*	H*
н	н	Л	L	L	Q ₀	\overline{Q}_0
н	н	л	н	L	н	L
н	н	л	L	н	L	н
н	Н	Л	Н	н	Το	ggle

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

 $\Box L$ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transfered to the outputs on the falling edge of the clock pulse.

 * = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

 $\mathsf{Q}_0 = \mathsf{The}$ output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

© 1995 National Semiconductor Corporation TL/F/6528

RRD-B30M105/Printed in U. S. A.

5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Para	meter		DM5476			DM7476		Units
Symbol	Faid	ineter	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Inpu	t Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.8			0.8	V
I _{OH}	High Level Outp	out Current			-0.4			-0.4	mA
I _{OL}	Low Level Outp	ut Current			16			16	mA
fCLK	Clock Frequenc	y (Note 6)	0		15	0		15	MHz
t _W	Pulse Width	Clock High	20			20			
	(Note 6)	Clock Low	47			47			ns
		Preset Low	25			25			
		Clear Low	25			25]
t _{SU}	Input Setup Tim	e (Notes 1 & 6)	0↑			0↑			ns
t _H	Input Hold Time	(Notes 1 & 6)	0↓			0↓			ns
T _A	Free Air Operati	ng Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditio	ons	Min	Typ (Note 2)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I =$	– 12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$\begin{array}{l} V_{CC} = Min, I_{OL} \\ V_{IH} = Min, V_{IL} \end{array}$			0.2	0.4	V
lj	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I}$	= 5.5V			1	mA
IIH	High Level Input	V _{CC} = Max	J, K			40	
	Current	$V_{I} = 2.4V$	Clock			80	μA
			Clear			80	μΑ
			Preset			80	
Ι _{ΙL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_{I} = 0.4V$	Clock			-3.2	mA
		(Note 5)	Clear			-3.2	
			Preset			-3.2	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 3)	DM74	-18		-55	
Icc	Supply Current	V _{CC} = Max (No	ote 4)		18	34	mA

Note 1: The symbol (\uparrow , \downarrow) indicates the edge of the clock pulse is used for reference (\uparrow) for rising edge, (\downarrow) for falling edge. Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: All typicals are at $v_{CC} = 5v$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Note 5: Clear is measured with preset high and preset is measured with clear high.


Note 6: $T_A=$ 25°C and $V_{CC}=$ 5V.

查询"<u>5476"供应商</u>

Symbol	Parameter	From (Input)		400Ω 15 pF	Units
		To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		15		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		25	ns
R 0.0 [0.	$\frac{1}{4} \int \frac{1}{1} \nabla \nabla$	0.220-0.310 [5.59-7.87] 4 8 R 0.005-0.020 TYP [0.13-0.51]			

查询"5476"供应商

5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications