www.ti.com SLVS818-APRIL 2008

# 3-V TO 6-V INPUT, 3-A OUTPUT, SYNCHRONOUS BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

#### **FEATURES**

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Source or Sink Current
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Adjustable Output Voltage Down to 0.9 V With 1% Accuracy
- Externally Compensated for Design Flexibility
- Fast Transient Response
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz, or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost

#### **APPLICATIONS**

- Low-Voltage High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

#### DESCRIPTION/ORDERING INFORMATION


As members of the SWIFT<sup>TM</sup> family of dc/dc regulators, the TPS54310 low input voltage high output current synchronous buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54310 device is available in a thermally enhanced 20-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SWIFT, PowerPAD are trademarks of Texas Instruments.



df.dzsc.com









This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

T <sub>J</sub>	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP) <sup>(2)(3)</sup>	TOPSIDE MARKING
–55°C to 125°C	Adjustable Down to 0.9 V	TPS54310MPWPREP	54310EP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			TPS54310	UNIT
	Operating virtual-junctio	VIN, SS/ENA, SYNC	–0.3 to 7	V
.,	lonut valtage renge	RT	-0.3 to 6	V
VI	input voitage range	VSENSE	-0.3 to 4	V
		BOOT	-0.3 to 17	V
\/	Output valtage range	VBIAS, PWRGD, COMP	–0.3 to 7	V
Vo	Output voltage range	PH	-0.6 to 10	V
	Output valtage range	PH	Internally Limited	
IO	Output voltage range	COMP, VBIAS	6	mA
		PH	6	Α
	Sink current	COMP	6	mA
		SS/ENA, PWRGD	10	mA
	Voltage differential	AGND to PGND	±0.3	V
	Continuous power dissipa	tion	See Package Dissipation Rating	
$T_J$	Operating virtual-junction	temperature range	-55 to 150	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(3)</sup> The PWP package is shipped taped and reeled with 2000 units per reel. See the application section of this data sheet for PowerPAD drawing and layout information.

<u>₩豐梅們PS54310 EP"供应商</u>

SLVS818-APRIL 2008

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
$V_{I}$	Input voltage	3	6	V
$T_{J}$	Operating virtual-junction temperature	-55	125	°C

#### PACKAGE DISSIPATION RATINGS(1) (2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T <sub>A</sub> = 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
20-Pin PWP with solder	26°C/W	3.85 W <sup>(3)</sup>	2.12 W	1.54 W	
20-Pin PWP without solder	57.5°C/W	1.73 W	0.96 W	0.69 W	

- (1) For more information on the PWP package, refer to TI technical brief, literature number SLMA002.
- (2) Test board conditions:
  - a. 3 inch  $\times$  3 inch, 2 layers, Thickness: 0.062 inch
  - b. 1.5 oz copper traces located on the top of the PCB
  - c. 1.5 oz copper ground plane on the bottom of the PCB
  - d. Ten thermal vias (see recommended land pattern in application section of this data sheet)
- (3) Maximum power dissipation may be limited by overcurrent protection.

#### **ELECTRICAL CHARACTERISTICS**

 $T_{J} = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPI	PLY VOLTAGE, VIN	·				
	VIN input voltage range		3		6	V
		f <sub>s</sub> = 350 kHz, SYNC = 0.8 V, RT open		6.2	9.6	
Quiescent current		$f_s = 550 \text{ kHz}$ , SYNC $\geq 2.5 \text{ V}$ , RT open, phase pin open		8.4	12.8	mA
		Shutdown, SS/ENA = 0 V		1	1.4	
UND	ERVOLTAGE LOCKOUT					
	Start threshold voltage, UVLO			2.95	3	V
	Stop threshold voltage, UVLO		2.70	2.80		V
	Hysteresis voltage, UVLO		0.10	0.16		V
	Rising and falling edge deglitch, UVLO <sup>(1)</sup>			2.5		μs
BIAS	VOLTAGE	·				
Vo	Output voltage, VBIAS	$I_{(VBIAS)} = 0$	2.70	2.80	2.95	V
v <sub>O</sub>	Output current, VBIAS <sup>(2)</sup>				100	μΑ
CUM	ULATIVE REFERENCE					
$V_{ref}$	Accuracy		0.880	0.891	0.900	V
REG	ULATION					
	Line regulation <sup>(1)</sup> (3)	$I_L = 1.5 \text{ A}, f_s = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.07	%/V
	Line regulations 7 97	$I_L = 1.5 \text{ A}, f_s = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$			0.07	-70/ V
	Load regulation <sup>(1) (3)</sup>	$I_L = 0$ A to 3 A, $f_s = 350$ kHz, $T_J = 85^{\circ}$ C			0.03	%/A
	Load regulation (** ***	$I_L = 0$ A to 3 A, $f_s = 550$ kHz, $T_J = 85^{\circ}$ C			0.03	70/A

- (1) Specified by design
- (2) Static resistive loads only
- (3) Specified by the circuit used in Figure 10.





#### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -55^{\circ}C$  to  $125^{\circ}C$ , VIN = 3 V to 6 V (unless otherwise noted)

Exter High Low- Pulse Freq Ram Ram Minir Maxi ERROR AMI Error Error Error	rnally set free-running frequency range  synC  relevel threshold voltage, SYNC  relevel thre	SYNC $\leq$ 0.8 V, RT open  SYNC $\geq$ 2.5 V, RT open  RT = 180 kΩ (1% resistor to AGND) <sup>(4)</sup> RT = 100 kΩ (1% resistor to AGND)  RT = 68 kΩ (1% resistor to AGND)  1 kΩ COMP to AGND <sup>(5)</sup> Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup> Powered by internal LDO <sup>(5)</sup>	255 400 245 450 650 2.5 50 330 90%	350 550 280 500 700 0.75 1	450 700 313 550 775 0.8 700	kHz V V kHz V v ns
External High Low-Pulse Freq Ram Ram Minir Maxi ERROR AMI Error Error Error IIIB Input	ernally set free-running frequency range  a-level threshold voltage, SYNC -level threshold voltage, SYNC e duration, SYNC <sup>(5)</sup> guency range, SYNC <sup>(5)</sup> ap valley <sup>(4)</sup> ap amplitude (peak-to-peak) <sup>(4)</sup> mum controllable on time imum duty cycle  PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	SYNC ≥ 2.5 V, RT open RT = 180 kΩ (1% resistor to AGND) $^{(4)}$ RT = 100 kΩ (1% resistor to AGND) RT = 68 kΩ (1% resistor to AGND)	400 245 450 650 2.5 50 330	550 280 500 700 0.75	700 313 550 775 0.8	kHz V V kHz V
External High Low-Pulse Freq Ram Ram Minir Maxi ERROR AMI Error Error Error IIIB Input	ernally set free-running frequency range  a-level threshold voltage, SYNC -level threshold voltage, SYNC e duration, SYNC <sup>(5)</sup> guency range, SYNC <sup>(5)</sup> ap valley <sup>(4)</sup> ap amplitude (peak-to-peak) <sup>(4)</sup> mum controllable on time imum duty cycle  PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	RT = 180 k $\Omega$ (1% resistor to AGND) (4) RT = 100 k $\Omega$ (1% resistor to AGND) RT = 68 k $\Omega$ (1% resistor to AGND)	245 450 650 2.5 50 330 90%	280 500 700 0.75	313 550 775 0.8 700	kHz V V kHz V
High Low- Pulso Freq Ram Ram Minir Maxi ERROR AMI Error Error	n-level threshold voltage, SYNC  level threshold voltage, SYNC  e duration, SYNC <sup>(5)</sup> guency range, SYNC <sup>(5)</sup> np valley <sup>(4)</sup> np amplitude (peak-to-peak) <sup>(4)</sup> mum controllable on time  imum duty cycle  PLIFIER  r amplifier open loop voltage gain  r amplifier unity gain bandwidth  r amplifier common-mode input voltage range	RT = 100 k $\Omega$ (1% resistor to AGND) RT = 68 k $\Omega$ (1% resistor to AGND)  1 k $\Omega$ COMP to AGND <sup>(5)</sup> Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(5)</sup>	450 650 2.5 50 330 90%	500 700 0.75	550 775 0.8 700	V V kHz V
High Low- Pulso Freq Ram Ram Minir Maxi ERROR AMI Error Error	n-level threshold voltage, SYNC  level threshold voltage, SYNC  e duration, SYNC <sup>(5)</sup> guency range, SYNC <sup>(5)</sup> np valley <sup>(4)</sup> np amplitude (peak-to-peak) <sup>(4)</sup> mum controllable on time  imum duty cycle  PLIFIER  r amplifier open loop voltage gain  r amplifier unity gain bandwidth  r amplifier common-mode input voltage range	RT = 68 k $\Omega$ (1% resistor to AGND)  1 k $\Omega$ COMP to AGND <sup>(5)</sup> Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(5)</sup>	650 2.5 50 330 90%	0.75	775	V V kHz V
Low- Pulsi Freq Ram Ram Minir Maxi ERROR AMI Erroi Erroi	e duration, SYNC (5)  quency range, SYNC (6)  quency range, SYNC (6)  quency range, SYNC (6)  quency range, SYNC (6)  quency range (7)  quency range (	1 kΩ COMP to AGND <sup>(5)</sup> Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	2.5 50 330 90%	0.75	700	V kHz V V
Low- Pulsi Freq Ram Ram Minir Maxi ERROR AMI Erroi Erroi	e duration, SYNC (5)  quency range, SYNC (6)  quency range, SYNC (6)  quency range, SYNC (6)  quency range, SYNC (6)  quency range (7)  quency range (	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	50 330 90%	1	700	V kHz V V
Pulso Freq Ram Ram Minir Maxi ERROR AMI Error Error Error	e duration, SYNC (5) quency range, SYNC (5) quency range (4) quency	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90%	1	700	kHz V V
Freq Ram Ram Minir Maxi ERROR AMI Erroi Erroi	nuency range, SYNC (5) np valley (4) np amplitude (peak-to-peak) (4) mum controllable on time imum duty cycle PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90%	1		V V
Ram Ram Minir Maxi ERROR AMI Error Error Error	np valley <sup>(4)</sup> np amplitude (peak-to-peak) <sup>(4)</sup> mum controllable on time imum duty cycle  PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90%	1		V V
Ram Minir Maxi <b>ERROR AMI</b> Error Error Error	p amplitude (peak-to-peak) (4) mum controllable on time imum duty cycle PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90	1	200	V
Minir Maxi <b>ERROR AMI</b> Erroi Erroi Erroi I <sub>IB</sub> Input	mum controllable on time imum duty cycle PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90		200	
Maxi ERROR AMI Erroi Erroi Erroi	imum duty cycle  PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90	110	200	ns
ERROR AMI Error Error Error	PLIFIER r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>	90	110		
Erroi Erroi Erroi I <sub>IB</sub> Input	r amplifier open loop voltage gain r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>		110		
Erroi Erroi I <sub>IB</sub> Input	r amplifier unity gain bandwidth r amplifier common-mode input voltage range	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(5)</sup>		110		
Erroi I <sub>IB</sub> Input	r amplifier common-mode input voltage range		3		1	dB
Erroi I <sub>IB</sub> Input	r amplifier common-mode input voltage range			5		MHz
-	t bing current \/SENSE	I I OWERED BY INTERNAL EDUS	0		VBIAS	V
-	t bias current, voense	VSENSE = V <sub>ref</sub>		60	250	nA
v <sub>∩</sub> Outp	out voltage slew rate (symmetric), COMP	io.		1.4		V/µs
PWM COMP						· ·
	of comparator propagation delay time, PWM parator input to PH pin (excluding dead time)	10 mV overdrive <sup>(5)</sup>		70	85	ns
SLOW-STAF	RT/ENABLE					
Enak	ble threshold voltage, SS/ENA		0.82	1.20	1.45	V
Enak	ble hysteresis voltage, SS/ENA <sup>(4)</sup>			0.03		V
Fallir	ng edge deglitch, SS/ENA <sup>(4)</sup>			2.5		μs
Inter	nal slow-start time		2.2	3.35	4.1	ms
Char	rge current, SS/ENA	SS/ENA = 0 V	2.5	5	8	μA
Disc	harge current, SS/ENA	SS/ENA = 0.2 V, V <sub>I</sub> = 2.7 V	1.2	2.3	4	mA
POWER GO	OOD					
Pow	er good threshold voltage	VSENSE falling		90		%V <sub>ref</sub>
	er good hysteresis voltage <sup>(4)</sup>			3		%V <sub>ref</sub>
	er good falling edge deglitch <sup>(4)</sup>			35		μs
	out saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.30	V
	kage current, PWRGD	V <sub>I</sub> = 5.0 V		00	1	μA
CURRENT L	-	1, 0.0 (			•	μ,,
001111211112		V <sub>I</sub> = 3 V, output shorted <sup>(5)</sup>	4	6.5		
Curre	ent limit trip point	V <sub>I</sub> = 6 V, output shorted <sup>(5)</sup>	4.5	7.5		Α
Curr	ent limit leading edge blanking time <sup>(4)</sup>	V <sub>1</sub> = 0 V, output offertou	- 1.0	100		ns
	rent limit total response time (4)			200		ns
THERMAL S	<u>'</u>			200		113
	rmal shutdown trip point <sup>(4)</sup>		135	150	165	°C
	rmal shutdown hysteresis <sup>(4)</sup>		133	10	103	∘C
	DWER MOSFETS			10		
OUTFUT PO	WALL MOSE 19	L - 0.5 A VI - 6 V <sup>(6)</sup>		F0	00	
r <sub>DS(on)</sub> Power	er MOSFET switches	$I_0 = 0.5 \text{ A}, \text{ VI} = 6 \text{ V}^{(6)}$ $I_0 = 0.5 \text{ A}, \text{ VI} = 3 \text{ V}^{(6)}$		59 85	136	$m\Omega$

<sup>(5)</sup> (6)


Specified by design Specified by design for  $T_J$  = -40°C to 125°C Matched MOSFETs, low side  $r_{DS(on)}$  production tested, high side  $r_{DS(on)}$  specified by design.



<u>₩營销<sup>®</sup>押PS54310 EP"供应商</u>

SLVS818-APRIL 2008

#### **PIN ASSIGNMENTS**




#### **TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION						
NAME	NO.	DESCRIPTION						
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Make PowerPAD connection to AGND.						
воот	5	Bootstrap input. 0.022 $\mu$ F to 0.1 $\mu$ F low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.						
COMP	3	Error amplifier output. Connect compensation network from COMP to VSENSE.						
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.						
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.						
PWRGD	4	Power good open drain output. High when VSENSE ≥ 90% V <sub>ref</sub> , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.						
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f <sub>s</sub> .						
SS/ENA	18	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.						
SYNC	19	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.						
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1 µF to 1.0 µF ceramic capacitor.						
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.						
VSENSE	2	Error amplifier inverting input.						

Copyright © 2008, Texas Instruments Incorporated



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **ADDITIONAL 3-A SWIFT DEVICES**

DEVICE	OUTPUT VOLTAGE	DEVICE	OUTPUT VOLTAGE	DEVICE	OUTPUT VOLTAGE
TPS54311	0.9 V	TPS54314	1.8 V	TPS54372	DDR/Adjustable
TPS54312	1.2 V	TPS54315	2.5 V	TPS54373	Prebias/Adjustable
TPS54313	1.5 V	TPS54316	3.3 V	TPS54380	Sequencing/Adjustable

#### **RELATED DC/DC PRODUCTS**

- TPS40000 dc/dc controller
- PT5500 series 3-A plug-in modules
- TPS757xx 3-A low dropout regulator

www.tiscomps54310

#### TYPICAL CHARACTERISTICS

**DRAIN-SOURCE ON-STATE** 




Figure 1.




Figure 2.




Figure 3.

## EXTERNALLY SET OSCILLATOR FREQUENCY




Figure 4.

**ERROR AMPLIFIER** 

**OPEN LOOP RESPONSE** 

 $R_L = 10 \text{ k}\Omega$ 

 $T_A = 25^{\circ}C$ 

= 160 pF,

-20

-40

-140

1 M 10 M

140

120

100

60 Gain

40

20

-20 0 10 100 1 k

B





Figure 5. **INTERNAL SLOW-START TIME** 




3.80 3.65 ms 3.50 3.35 3.20

Figure 7.

f - Frequency - Hz

10 k 100 k



vs LOAD CURRENT 2.25 T<sub>J</sub> – 125°C f<sub>s</sub> = 700 kHz ≥1.75 1.5 1.25  $V_1 = 3.3 \ V$  $V_1 = 5 V$ <u>ల</u> 0.75 0.5 0.25 0 2

I<sub>L</sub> - Load Current - A

Figure 9.

**DEVICE POWER LOSSES** 

Copyright © 2008, Texas Instruments Incorporated



#### APPLICATION INFORMATION

Figure 10 shows the schematic diagram for a typical TPS54310 application. The TPS54310 (U1) can provide up to 3 A of output current at a nominal output voltage of 3.3 V. For proper thermal performance, the thermal pad under the TPS54310 integrated circuit needs to be soldered well to the printed-circuit board.




Figure 10. TPS54310 Schematic

#### **INPUT VOLTAGE**

The input to the circuit is a nominal 5 VDC, applied at J1. The optional input filter (C2) is a 220- $\mu$ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. C8 is the decoupling capacitor for the TPS54310 and must be located as close to the device as possible.

#### **FEEDBACK CIRCUIT**

The resistor divider network of R5 and R4 sets the output voltage for the circuit at 3.3 V. R5, along with R2, R6, C4, C5, and C6 forms the loop compensation network for the circuit. For this design, a Type 3 topology is used.

#### SETTING THE OUTPUT VOLTAGE

The output voltage of the TPS54310 can be set by feeding back a portion of the output to the VSENSE pin using a resistor divider network. In the application circuit of Figure 10, this divider network is comprised of resistors R5 and R4. To calculate the resistor values to generate the required output voltage use Equation 1.

$$R4 = \frac{R5 \times 0.891}{V_O - 0.891} \tag{1}$$

Start with a fixed value of R5 and calculate the required R4 value. Assuming a fixed value of 10 k $\Omega$  for R5, the following table gives the appropriate R4 value for several common output voltages:

OUTPUT VOLTAGE (V)	R4 VALUE (KΩ)
1.2	28.7
1.5	14.7
1.8	9.76
2.5	5.49
3.3	3.74

<u>₩豐梅PPS54310 EP"供应商</u>

SLVS818-APRIL 2008

#### **OPERATING FREQUENCY**

In the application circuit, the 350-kHz operation is selected by leaving RT and SYNC open. Connecting a  $68\text{-k}\Omega$  to  $180\text{-k}\Omega$  resistor between RT (pin 20) and analog ground can be used to set the switching frequency from 280 kHz to 700 kHz. To calculate the RT resistor, use the Equation 2:

$$R = \frac{100 \text{ k}\Omega}{f_{\text{SW}}} \times 500 \text{ kHz}$$
 (2)

#### **OUTPUT FILTER**

The output filter is composed of a 1.2- $\mu$ H inductor and 180- $\mu$ F capacitor. The inductor is a low dc resistance (0.017  $\Omega$ ) type, Coilcraft DO1813P-122HC. The capacitor used is a 4-V special polymer type with a maximum ESR of 0.015  $\Omega$ . The feedback loop is compensated so that the unity gain frequency is approximately 75 kHz.

#### **PCB LAYOUT**

Figure 11 shows a generalized PCB layout guide for the TPS54310.

The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54X10 ground pins. The minimum recommended bypass capacitance is 10-µF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

The TPS54310 has two internal grounds (analog and power). Inside the TPS54310, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54310, particularly at higher output currents. Ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended.

There should be an area of ground one the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54310. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the voltage set point divider, timing resistor RT, slow start capacitor and bias capacitor grounds. Connect this trace directly to AGND (pin 1).

The PH pins should be tied together and routed to the output inductor. Since the PH connection is the switching node, inductor should be located very close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.

Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths.


Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as practical.

Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pinout, they will have to be routed somewhat close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.

Copyright © 2008, Texas Instruments Incorporated





O VIA to Ground Plane

Figure 11. TPS54310 PCB Layout

## LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package.



www.特offPS54310 EP"供应商

SLVS818-APRIL 2008




Figure 12. Recommended Land Pattern for 20-Pin PWP PowerPAD



#### PERFORMANCE GRAPHS




Figure 13.




Figure 14.




Figure 15.




Figure 16.

 $V_I = 5 V$ 

I<sub>O</sub> = 3 A 400 ns/div






Figure 17.

#### **SLOW-START TIMING**





Figure 18.

## AMBIENT TEMPERATURE VS LOAD CURRENT



<sup>†</sup> Safe operating area is applicable to the test board conditions listed in the dissipation rating table section of this data sheet.

Figure 19.

**\*\*室街\*\*\*PS54310 EP"供应商** 

SLVS818-APRIL 2008

#### **DETAILED DESCRIPTION**

#### **Under Voltage Lock Out (UVLO)**

The TPS54310 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

#### Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ } \mu A} \tag{3}$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (4)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

#### **VBIAS Regulator (VBIAS)**

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the BVIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum BVIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

#### Voltage Reference

The voltage reference system produces a precise  $V_{\rm ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54310, since it cancels offset errors in the scale and error amplifier circuits

#### **Oscillator and PWM Ramp**

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor to the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ kHz}$$
 (5)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 1 summarizes the frequency selection configurations.

Copyright © 2008, Texas Instruments Incorporated

www.ti.com

#### **Table 1. Summary of the Frequency Selection Configurations**

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

#### **Error Amplifier**

The high performance, wide bandwidth, voltage error amplifier sets the TPS54310 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular needs of the application. Type 2 or type 3 compensation can be employed using external compensation components.

#### **PWM Control**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V<sub>ref</sub>. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The

low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54310 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

#### **Dead-Time Control and MOSFET Drivers**

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5-Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

#### **Overcurrent Protection**

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

<u>₩豐街\*\*\*PS54310 EP"供应商</u>

SLVS818-APRIL 2008

#### Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

#### Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of V $_{\rm ref}$ , the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V $_{\rm ref}$  and a 35-µs falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.

Copyright © 2008, Texas Instruments Incorporated

8-May-2008

#### TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width							
B0 Dimension designed to accommodate the component length								
	Dimension designed to accommodate the component thickness							
W	Overall width of the carrier tape							
P1	Pitch between successive cavity centers							

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54310MPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54310MPWPREP	HTSSOP	PWP	20	2000	346.0	346.0	33.0

PWP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE
20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### PWP (R-PDSO-G20)


## PowerPAD™ SMALL PLASTIC DUTLINE

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-8/\$ 11/10


NOTE: A. All linear dimensions are in millimeters

Exposed tie strap features may not be present.



### PWP (R-PDSO-G20)

#### PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### 查询"TPS54310-EP"供应商

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps