ADC-HX, ADC-HZ Series





FEATURES

8 or 20 microsecond conversion times

muRata.

Murata Power Solutions

- 5 input voltage ranges
- Internal high Z input buffer
- Short-cycle operation

f.dzsc.com


MIL-STD-883 models available

PRODUCT OVERVIEW

The ADC-HX and ADC-HZ Series are selfcontained, high-performance, 12-bit A/D converters manufactured with thick and thin-film hybrid technology. They use the successive approximation conversion technique to achieve a 12-bit conversion in 20 and 8 microseconds, respectively. Five input voltage ranges are programmable by external pin connection. An internal buffer amplifier is also provided for applications in which 50 megohm input impedance is required.

These converters utilize a fast 12-bit monolithic DAC which includes a precision zener reference source. The circuit also contains a fast monolithic comparator, a monolithic 12-bit successive approximation register, a clock and a monolithic buffer amplifier. Nonlinearity is specified at $\pm 1/2$ LSB maximum. Both models have identical operation except for conversion speed. They can be short-cycled to give faster conversions in lower-resolution applications. Use of the internal buffer amplifier increases conversion time by 3 microseconds, the settling time of the amplifier. Output coding is complementary binary, complementary offset binary, or complementary two's complement. Serial data is also brought out. The package is a 32-pin ceramic TDIP. Models are available for use in either commercial (0 to $+70^{\circ}$ C) or military (-55 to $+125^{\circ}$ C) operating temperature ranges. MIL-STD-883 and DESC Standard Military Drawing models are also available.

	INPUT/OUTPUT CONNECTIONS						
Pin	Function	Pin	Function				
1	BIT 12 (LSB)	32	SERIAL DATA OUTPUT				
2	BIT 11	31	-15V POWER				
3	BIT 10	30	BUFFER INPUT				
4	BIT 9	29	BUFFER OUTPUT				
5	BIT 8	28	+15V POWER				
6	BIT 7	27	GAIN ADJUST				
7	BIT 6	26	ANALOG COMMON				
8	BIT 5	25	20V INPUT RANGE				
9	BIT 4	24	10V INPUT RANGE				
10	BIT 3	23	BIPOLAR OFFSET				
11	BIT 2	22	COMPARATOR INPUT				
12	BIT 1 (MSB)	21	START CONVERT				
13	BIT 1 (MSB)	20	E.O.C. (STATUS)				
14	SHORT CYCLE	19	CLOCK OUT				
15	DIGITAL COMMON	18	REFERENCE OUT				
16	+5V POWER	17	CLOCK RATE				



muRata Power Solutions 查询"ADC-HZ12BMC"供应商

ABSOLUTE MAXIMUM RATINGS					
PARAMETERS	LIMITS	UNITS			
+15V Supply, Pin 28	+18	Volts			
–15V Supply, Pin 31	-18	Volts			
+5V Supply, Pin 16	+7	Volts			
Digital Inputs, Pins 14, 21	±5.5	Volts			
Analog Inputs, Pins 24, 25	±25	Volts			
Buffer Input, Pin 30	±15	Volts			
Lead Temperature (10 seconds)	300	°C			

Functional Specifications

(Typical at +25°C and ±15V and +5V supplies unless otherwise noted)

()1		,			
INPUTS	ADC-HX12B	ADC-HZ12B			
Analog Input Ranges					
Unipolar	0 to +5V, 0 to +10V				
Bipolar	±2.5V, ±5V, ±10V				
Input Impedance 5k (0 to +10V, ±5V) 10k (±10V)	2.5k (0 to +5V, ±2.5V)				
Input Impedance with Buffer Input Bias Current of Buffer Start Conversion	50 megohms 125nA typical, 250nA max. +2V min. to +5.5V max. positive pulse with dur- ation of 100ns min. Rise and fall times <30ns. Logic "1" to "0" transition resets converter and initiates next conversion. Loading: 2 TTL loads.				
	PERFORMANCE				
Resolution	12 bits				
Nonlinearity	±1/2LSB max.				
Differential Nonlinearity	±3/4LSB max.				
Accuracy Error ①					
Gain (before adjustment)	±0.2%				
Zero, Unipolar (before adj.) ±0.1% of FSR 2					
Offect Dinalar (before edi.)	10.00/ of ECD (1)				

Offset, Bipolar (before adj.) ±0.2% of FSR 2 **Temperature Coefficient** ±20ppm/°C max. Gain Zero, Unipolar ±5ppm/°C of FSR max. 2 Offset, Bipolar ±10ppm/°C of FSR max. 2 **Diff. Nonlinearity Tempco** ±2ppm/°C of FSR max. 2 No Missing Codes Over opererating temperature range Conversion Time ③ 12 Bits 20µs max. 10 Bits ④ 15µs max. 8 Bits ④ 10µs max. 3µs to ±0.01% Buffer Settling Time (10V step) **Power Supply Rejection** ±0.004%/% supply max.

OUTPUTS (5)

Parallel Output Data 12 parallel lines of data held until next conversion command. V_{OUT} ("0") $\leq +0.4V$ V_{OUT} ("1") \ge +2.4V Unipolar Coding Complementary binary **Bipolar Coding** Complementary offset binary Complementary two's complement NRZ successive decision pulses out, MSB first. Serial Output Data Compl. binary or compl. offset binary coding Conversion status signal. Output is logic "1" End of Conversion (Status) during reset and conversion and logic "0" when conversion complete. **Clock Output** Train of positive going +5V 100ns pulses. 600kHz for ADC-HX and 1.5MHz for ADC-HZ (pin 17 grounded). Internal Reference +6.3V **Reference Tempco** ±20ppm/°C max. **External Reference Current** 2.5mA max.

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20usec Analog-to-Digital Converters

	POW	/ER REQUIREMENTS			
Power Sup -15V ±0.5\ +5V ±0.25\		+15V ±0.5V at +20mA			
PHYSICAL/EN	IVIRONMENTAL				
Operating Temp. Range, Case Storage Temperature Range Package Type Weight Thermal Impedance θ _{JC} θ _{JA}		0 to +70°C or -55 to +125°C -65 to +150°C 32-pin ceramic TDIP 0.5 ounces (14 grams) 6°C/W 30°C/W			
Footnotes:					
① Adjustable	D Adjustable to zero.				
	FSR is full scale range and is 10V for 0 to +10V or ±5V inputs and 20V for ±10V input, etc.				
③ Without buf	Without buffer amplifier used. ADC-HZ may require external adjustment				

- (3) of clock rate
- 4

- Short cycled operation.
- All digital outputs can drive 2 TTL loads. (5)

TECHNICAL NOTES

- 1. It is recommended that the $\pm 15V$ power input pins both be bypassed to ground with a 0.01 μ F ceramic capacitor in parallel with a 1µF electrolytic capacitor and the +5V power input pin be bypassed to ground with a 10µF electrolytic capacitor as shown in the connection diagrams. In addition. GAIN ADJUST (pin 27) should be bypassed to ground with a 0.01µF ceramic capacitor. These precautions will assure noise free operation of the converter.
- DIGITAL COMMON (pin 15) and ANALOG COMMON (pin 26) are not connected together internally, and 2 therefore must be connected as directly as possible externally. It is recommended that a ground plane be run underneath the case between the two commons. Analog ground and ±15V power ground should be run to pin 26 whereas digital ground and +5V ground should be run to pin 15.
- External adjustment of zero or offset and gain are made by using trimming potentiometers connected as shown in the connection diagrams. The potentiometer values can be between 10k and 100k Ohms and should be 100ppm/°C cermet types. The trimming pots should be located as close as possible to the converter to avoid noise pickup. In some cases, for example 8-bit short-cycled operation, external adjustment may not be necessary.
- 4 Short-cycled operation results in shorter conversion times when the conversion is truncated to less than 12 bits. This is done by connecting SHORT CYCLE (pin 14) to the output bit following the last bit desired. For example, for an 8-bit conversion, pin 14 is connected to the bit 9 output. Maximum conversion times are given for short-cycled conversions of 8 or 10 bits. In these two cases, the clock rate is accelerated by connecting the CLOCK RATE adjust (pin 17) to +5V (10 bits) or +15V (8 bits). The clock rate should not be arbitrarily speeded up to exceed the maximum conversion rate at a given resolution, as missing codes will result
- Note that output coding is complementary coding. For unipolar operation it is complementary binary, and 5. for bipolar operation it is complementary offset binary or complementary two's complement. In cases in which bipolar coding of offset binary or two's complement is required, this can be achieved by inverting the analog input to the converter (using an op amp connected for gain of -1). The converter is then calibrated so that -FS analog input gives an output code of 0000 0000 0000, and +FS - 1LSB gives 1111 1111 1111.
- These converters can be operated with an external clock. To accomplish this, a negative pulse train is applied to START CONVERT (pin 21). The rate of the external clock must be lower than the rate of the internal clock as adjusted (see Short Cycle Operation tables) for the converter resolution selected. The pulse width of the external clock should be between 100 and 300 nanoseconds. Each N-bit conversion cycle requires a pulse train of N + 1 clock pulses for completion, e.g., an 8-bit conversion requires 9 clock pulses for completion. A continuous pulse train may be used for consecutive conversions, resulting in an N-bit conversion every N + 1 pulses, or the E.O.C. output may be used to gate a continuous pulse train for single conversions.
- When the input buffer amplifier is used, a delay equal to its settling time must be allowed between the input level change, such as a multiplexer channel change, and the negative-going edge of the START CONVERT pulse. If the buffer is not required, BUFFER INPUT (pin 30) should be tied to ANALOG COMMON (pin 26). This prevents the unused amplifier from introducing noise into the converter. For applications not using the buffer, the converter must be driven from a source with an extremely low output impedance



www.murata-ps.com

8µs max.

6µs max.

4µs max.

muRata Ps Murata Power Solutions 查询"ADC-HZ12BMC"供应商

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters


UNIPOLAR OPERATION							
INPUT	RANGE	COMP. BINARY CODING					
0 TO +10V	0 TO +5V	MSB	LSB				
+9.9976V	+4.9988V	0000 00	00 0000				
+8.7500	+4.3750	0001 11	11 1111				
+ 7.5000	+3.7500	0011 11	11 1111				
+5.0000	+2.5000	0111 11	11 1111				
+2.5000	+ 1.2500	1011 11	11 1111				
+ 1.2500	+0.6250	1101 11	11 1111				
+0.0024	+ 0.0012	1111 11	11 1110				
0.0000	0.0000	1111 11	11 1111				

BIPOLAR OPERATION							
INPUT VOLTAGE RANGE			COMP. OFFSET BINARY		COMP. TWO'S COMPLEMENT		
+10V	+5V	+2.5V	MSB	LSB	MSB	LSB	
+9.9951V	+4.9976V	+ 2.4988V	0000 0000 0000		0000 0000 0000 1000 0000		000 0000
+7.5000	+3.7500	+ 1.8750	0001 11	11 1111	1001 1	111 1111	
+5.0000	+2.5000	+ 1.2500	0011 11	11 1111	1011 1	11 1111	
0.0000	0.0000	0.0000	0111 11	11 1111	1111 1	111 1111	
-5.0000	-2.5000	-1.2500	1011 11	11 1111	0011 1	11 1111	
-7.5000	-3.7500	-1.8750	1101 11	11 1111	0101 1	111 1111	
-9.9951	-4.9976	-2.4988	1111 11	11 1110	0111 1	11 1110	
-10.0000	-5.0000	-2.5000	1111 11	11 1111	0111 1	111 1111	

SHORT CYCLE OPERATION

CODING TABLES

Refer to Technical Note 4 for methods of reducing the ADC-HX or ADC-HZ conversion times.



CONNECTIONS

8, 10 & 12-BIT CONVERSION TIMES					
RESOLUTION	12 BITS	10 BITS	8 BITS		
ADC-HX Conversion Time	20µs	15µs	10µs		
ADC-HZ Conversion Time	8µs	6µs	4µs		
Connect These Dine Together	17 & 15	17 & 16	17 & 28		
Connect These Pins Together	14 & 16	14 & 2	14 & 4		

TO SELECTED DATA OUTPUT PIN

CLOCK RATE VS. VOLTAGE					
PIN 17	CLOCK RATE				
VOLTAGE	ADC-HX	ADC-HZ			
0V	600kHZ	1.5MHZ			
+5V	720kHZ	1.8MHz			
+15V	880kHz	2.2MHz			

PIN 14 CONNECTION					
RES. (BITS)	PIN 14 T0	RES. (BITS)	PIN 14 T0		
1	PIN 11	7	PIN 5		
2	PIN 10	8	PIN 4		
3	PIN 9	9	PIN 3		
4	PIN 8	10	PIN 2		
5	PIN 7	11	PIN 1		
6 PIN 6		12	PIN 16		




www.murata-ps.com

ADC-HX, ADC-HZ Series muRata Ps Murata Power Solutions 查询"ADC-HZ12BMC"供应商 start 12-Bit, 8 and 20µsec Analog-to-Digital Converters CONVERT IN +5V -0 16 0 17 0 γ_L -0 15 18 O -O +15V 10µF -0 14 19 O -0 13 20 0 ZERO 10kΩ -0 12 21 O ADJUST то +5V COMMON -0 11 22 ()- \sim ANALOG INPUT 100kΩ -0 10 2.2MΩ 23 O-(-5 TO +5V) ADC-HX 24 0--09 -0 OR ADC-HZ -08 25 O -O 15V DATA Ţ -07 26 0-= 0.01µF 2.8MΩ COMMON OUTPUTS -06 27 O \sim -05 28 () 100kΩ GAIN Ē 0.01 -04 29 () ADJUST Ī μF -03 30 () -02 31 O -O –15V ↓ 0.01 ↓ µF -01 32 O

CAP Figure 2. Bipolar Operation, -5 to +5V

1µF

0.01µF CAPS ARE CERAMIC TYPES



CONNECTIONS AND CALIBRATION

	INPUT CONNECTIONS						
	WITHOUT BUFFER WITH BUFFER						
INPUT VOLTAGE RANGE	E INPUT PIN CONNECT THESE PINS TOGETHER			INPUT PIN	CON	NECT THESE PINS TOGET	THER
0 to +5V	24	22 & 25	23 & 26	30	22 & 25	23 & 26	29 & 24
0 to +10V	24	—	23 & 26	30	—	23 & 26	29 & 24
±2.5V	24	22& 25	23 & 22	30	22 & 25	23 & 22	29 & 24
±5V	24	_	23 & 22	30	_	23 & 22	29 & 24
±10V	25	_	23 & 22	30	_	23 & 22	29 & 25



muRata Power Solutions 查询"ADC-FIZ12BMC"供应商

CALIBRATION PROCEDURE

- Connect the converter for bipolar or unipolar operation. Use the input connection table for the desired input voltage range and input impedance. Apply START CONVERT pulses of 100 nanoseconds minimum duration to pin 21. The spacing of the pulses should be no less than the maximum conversion time.
- 2. Zero and Offset Adjustments

Apply a precision voltage reference source between the selected analog input and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment (zero + 1/2LSB) or the bipolar offset adjustment (–FS + 1/2LSB). Adjust the trimming potentiometer so that the output code flickers equally between 1111 1111 1111 and 1111 1111 1110.

3. Full Scale Adjustment


Change the output of the precision voltage reference source to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment (+FS – 1.5LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 0000 0000 0001 and 0000 0000 0000.

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters

CALIBRATION TABLE						
UNIPOLAR RANGE	ADJUST.	INPUT VOLTAGE				
0 to + 5V	ZERO	+ 0.6 mV				
	GAIN	+ 4.9982V				
0 to + 10V	ZERO	+ 1.2 mV				
	GAIN	+ 9.9963V				
BIPOLAR RANGE						
± 2.5V	OFFSET	-2.4994V				
	GAIN	+ 2.4982V				
± 5V	OFFSET	- 4.9988V				
	GAIN	+ 4.9963V				
± 10V	OFFSET	– 9.9976V				
	GAIN	+ 9.9927V				





TIMING DIAGRAM OPERATING PERIODS		
	ADC-HX	ADC-HZ
T1	20µs	8µs
T2	1.56µs	0.56µs



www.murata-ps.com

Technical enquiries email: sales@murata-ps.com, tel: +1 508 339 3000

muRata Ps Murata Power Solutions 查询"ADC-HZ12BMC"供应商

1.72 MAX. (43.69) Dimension Tolerances (unless otherwise indicated): 2 place decimal (.XX) ±0.010 (±0.254) 32 3 place decimal (.XXX) ±0.005 (±0.127) 17 Lead Material: Kovar alloy Lead Finish: 50 microinches (minimum) gold plating 1.11 MAX. over 100 microinches (nominal) nickel plating (28.19) 16 0 100 TYP 0.235 MAX. (2.540)(5.969) 1.500 (38.100)0.200 MAX. (5.080) 0.010 ±0.002 4 (0.254) SEATING 0.190 MAX 0.018 ±0.002 0.100 0.900 +0.010 0.100 PLANE (4.826) (0.457) (22.860) (2.540) (2.540) 0.025 (0.635) 0.040 (1.016) MECHANICAL DIMENSIONS

INCHES (mm)

ORDERING GUIDE SUMMARY	
MODEL	TEMP. RANGE
ADC-HX12BGC	0 to +70°C
ADC-HX12BMC	0 to +70°C
ADC-HX12BMM	–55 to +125°C
ADC-HX12BMM-QL	–55 to +125°C
ADC-HX/883	–55 to +125°C
ADC-HZ12BGC	0 to +70°C
ADC-HZ12BMC	0 to +70°C
ADC-HZ12BMM	–55 to +125°C
ADC-HZ12BMM-QL	–55 to +125°C
ADC-HZ/883	–55 to +125°C

MIL-STD-883B units are available under DESC Drawing Number 5962-88508. Contact DATEL for 883 product specification.

muRata Ps Murata Power Solutions

Murata Power Solutions, Inc.

11 Cabot Boulevard, Mansfield, MA 02048-1151 U.S.A.

Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356

www.murata-ps.com email: sales@murata-ps.com ISO 9001 and 14001 REGISTERED 01/28/09

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

USA:	Mansfield (MA), Tel: (508) 339-3000, email: sales@murata-ps.com
Canada:	Toronto, Tel: (866) 740-1232, email: toronto@murata-ps.com
UK:	Milton Keynes, Tel: +44 (0)1908 615232, email: mk@murata-ps.com
France:	Montigny Le Bretonneux, Tel: +33 (0)1 34 60 01 01, email: france@murata-ps.com
Germany:	München, Tel: +49 (0)89-544334-0, email: munich@murata-ps.com
Japan:	Tokyo, Tel: 3-3779-1031, email: sales_tokyo@murata-ps.com Osaka, Tel: 6-6354-2025, email: sales_osaka@murata-ps.com
China:	Shanghai, Tel: +86 215 027 3678, email: shanghai@murata-ps.com Guangzhou, Tel: +86 208 221 8066, email: guangzhou@murata-ps.com
Singapore:	Parkway Centre, Tel: +65 6348 9096, email: singapore@murata-ps.com



Technical enquiries email: sales@murata-ps.com, tel: +1 508 339 3000

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters