

54F/74F273 Octal D Flip-Flop

General Description

The 'F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ($\overline{\text{MR}}$) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'F377 for clock enable version
- See 'F373 for transparent latch version
 See 'F374 for TRI-STATE® version
- Guaranteed 4000V minimum ESD protection


Ordering Code: See Section 11


Commercial	Military	Package Number	Package Description
74F273PC	N20A		20-Lead (0.300" Wide) Molded Dual-In-Line
	54F273DM (Note 2)	J20A	20-Lead Ceramic Dual-In-Line
74F273SC (Note 1)		M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F273SJ (Note 1)		M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F273FM (Note 2)	W20A	20-Lead Cerpack
	54F273LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols





TL/F/9511-5

6501122 0082370 729


7-220


TL/F/9511-2

Connection Diagrams

查询"54F273DMQB"供应商

DIP, SOIC and Flatpak





TL/F/9511-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions


		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μA/ - 0.6 mA			
	Master Reset (Active LOW)	1.0/1.0	20 μA/ - 0.6 mA			
CP	Clock Pulse Input (Active Rising Edge) Data Outputs	1.0/1.0	20 μA/ - 0.6 mA			
Q ₀ -Q ₇		50/33.3	- 1 mA/20 mA			

Mode Select-Function Table

Operating Mode		Output			
Operating mode	MR	СР	Dn	Qn	
Reset (Clear)	L	х	Х	L	
Load '1'	Н	\	h	Н	
Load '0'	Н	\	1	L	

- H = HIGH Voltage Level steady state
- h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- L = LOW Voltage Level steady state
- I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- X = Immaterial
- = LOW-to-HIGH clock transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

6501155 0085371 665 1

100

7-221

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature under Bias -55° C to $+125^{\circ}$ C Junction Temperature under Bias -55° C to $+175^{\circ}$ C

Junction Temperature under Bias -55°C to +175°C

Plastic -55°C to +150°C

V_{CC} Pin Potential to
Ground Pin -0.5V to +7.0V

 $\begin{array}{ll} \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \end{array}$

Voltage Applied to Output in HIGH State (with V_{CC} = 0V)

Standard Output -0.5V to V_{CC}
TRI-STATE Output -0.5V to +5.5V
Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)
ESD Last Passing Voltage (min) 4000V
Note 1: Absolute maximum ratings are values beyond which the device may

these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

tings (Note 1) Recommended Operating wices are required, micerconcers Sales

Free Air Ambient Temperature

 Military
 −55°C to +125°C

 Commercial
 0°C to +70°C

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units		Conditions	
			Min	Тур	Max	Oilles	V _{CC}	Conditions	
ViH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	٧		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{mA}$	
V _{OH}	Output HIGH Voltage	Mil 10% V _{CC} 5% V _{CC}	2.5 2.5 2.7			V	Min	I _{OH} = -1 mA	
V _{OL}	Output LOW Voltage	Mil 10% V _{CC} 5% V _{CC}			0.5 0.5 0.5	٧	Min	I _{OL} = 20 mA	
t _{iH}	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Мах	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μА	Max	V _{IN} = 7.0V	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage Test	74F	4.75			>	0.0	$I_{ID} = 1.9 \mu\text{A}$ All other pins grounded	
lod	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All other pins grounded	
1 _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Circuit C	Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICCH ICCL	Power Supply Current	i			44 56	mA	Max	CP =	

AC Electrical Characteristics	See Section 2 for Waveforms and Load Configurations
--------------------------------------	---

	查询"54F273DMQB"供应商					54F		74F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.	
		Min	Тур	Max	Min	Max	Min	Max		
fmax	Maximum Clock Frequency	160			95		130		MHz	2-1
t _{PLH}	Propagation Delay Clock to Output	3.0 4.0		7.0 9.00	2.5 3.0	9.5 11.0	2.5 3.5	7.5 9.0	ns	2-4
t _{PLH}	Propagation Delay MR to Output	4.5		9.5	3.0	11.0	4.0	10.0	ns	2-4

AC Operating Requirements: See Section 2 for Waveforms

Symbol		74F T _A = +25°C V _{CC} = +5.0V		54F		74F			
	Parameter			TA, VCC	; = Mil	T _A , V _{CC} = Com		Units	Fig. No.
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Data to CP	3.0 3.5		3.5 4.0		3.0 3.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Data to CP	0.5 1.0		1.0 1.0		0.5 1.0			İ
t _w (L)	MR Pulse Width, LOW	6.0		4.0		6.0		ns	2-4
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	6.0 6.0		5.0 5.0		6.0 6.0		ns	2-4
t _{rec}	Recovery Time, MR to CP	3.0		4.5		3.5		ns	2-4