								RI	EVISIO	ONS										
LTR	7,1500			0144	DESCRIPTION					DA'	TE (YR	R-MO-D	A)	,	4PPR(	OVED				
	<del>ग्र"596</del>	<del>2-90</del> 7	4001	QKA																
REV SHEET REV																				
SHEET	15	16	17	18	19	20														
REV STATU				RE'	<b>V</b>															
OF SHEETS	i			SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREI anh V.		n				DI	EFENS	SE EL DA	ECTR YTON	ONICS	S SUP O 454	PLY (	ENTE	:R	
STA MICRO	CIR	CUI	Т		CKED anh V.		n			DAYTON, OHIO 45444						MOS				
THIS DRAWI FOR L	JSE BY	AVAILA ALL	APPROVED BY VAILABLE Monica L. Poelking ALL  8-BIT TO 9-BIT PARITY BUS TRANSCEIVER THREE-STATE OUTPUTS, TTL COMPATIBL MONOLITHIC SILICON			Monica L. Poelking THREE-STATE OUTPUTS, TTL COMPATI			APPROVED BY  Monica L. Poelking  8-BIT TO 9-BIT PARITY BUS TRANSCENT THREE-STATE OUTPUTS, TTL COMPAT			APPROVED BY Monica L. Poelking  8-BIT TO 9-BIT PARITY BUS TRANSCEIV THREE-STATE OUTPUTS, TTL COMPAT			CEIVER WITH					
DEPARTMENTS  AND AGENCIES OF THE DRAWING APPROVAL DATE DEPARTMENT OF DEFENSE 96-01-30			SIZE	_		E COL		<u> </u>		962	-967	746								
AMSC	SC N/A REVISION LEVEL A			4	6	726	8	<u> </u>												
										SHE	EET	1		OF	2	20				
DESC FORM 1	93		-	1						<del></del>		-				·				

JUL 94


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

**■** 9004708 0018773 137 **■** 

5962-E282-96

### 1. SCOPE

- - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54ABT853	8-bit to 9-bit parity bus transceiver with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
K	GDFP2-F24	24	Flat pack
L	GD I P3-T24	24	Dual-in-line
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	:	REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

**■ 9004708 0018774 073 ■** 

1.3 Absolute maximum ratings. 1/2/3/ -65°C to +150°C Thermal resistance, junction-to-case  $(\Theta_{\text{JC}})$  . . . . . . . . . . . . See MIL-STD-1835 Junction temperature (T<sub>J</sub>) . . . . . . . 1.4 Recommended operating conditions. 2/3/ Case operating temperature range ( $T_C$ ) . . . . . . . . . . . . . -55°C to +125°C 1.5 <u>Digital logic testing for device classes Q and V.</u> Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) . . . . . . . . . . XX percent 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation. SPECIFICATION MILITARY MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. STANDARDS MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.  ${oldsymbol {\cal Y}}$  Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Unless otherwise noted, all voltages are referenced to GND. The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C. Unused inputs must be held high or low. The input and output negative voltage ratings may be exceeded provided that the input and output clamp current ratings are observed. Values will be added when they become available. SIZE 5962-96746 Α STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** 3

DESC FORM 193A

9004708 0018775 TOT 📟

### **HANDBOOKS**

## m查询 \$ 5962-9674601 QKA "供应商

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, bulletin, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce test circuit and waveforms</u>. The ground bounce test circuit and waveforms shall be as specified on figure 4.
- 3.2.6 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 5.
  - 3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A JUL 94

9004708 0018776 946

TABLE I. Electrical performance characteristics. 鱼间 5962-967460 共四同 Limits 3/ Unit Test conditions 2/ v<sub>CC</sub> Group A  $-55^{\circ}$ C  $\leq$  T<sub>C</sub>  $\leq$  +125 $^{\circ}$ C +4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  +5.5 V unless otherwise specified MIL-STD-883 subgroups test method 1/ Min Max ٧ 4.5 V 1, 2, 3 -1.2 Negative input VIK For input under test I IN = -18 mA clamp voltage 3022  $I_{OH} = -3.0 \text{ mA}$ 2.5 ٧  $\nu_{\text{OH}}$ For all inputs affecting 4.5 V 1, 2, 3 High level output output under test voltage (except V<sub>IN</sub> = 2.0 V or 0.8 V 1, 2, 3 5.0 V 3.0 ERR) 3006  $I_{OH} = -24 \text{ mA}$ 4.5 V 1, 2, 3 2.0 1, 2, 3 0.55 ٧  $v_{OL}$ For all inputs affecting output under 4.5 V Low level output test, V<sub>IN</sub> = 2.0 V or 0.8 V I<sub>OL</sub> = 24 mA voltage 3007 V<sub>OH</sub> = 5.5 V 4.5 V 1, 2, 3 50 цA Output current HOI high (ERR) +1.0 5.5 V 1, 2, 3 μА Input current high For input under test Control inputs IH 3010 VIN = VCC +100 A or B ports Input current low For input under test Control inputs 5.5 V 1, 2, 3 -1.0 μA IIL 3009  $V_{IN} = GND$ -100 A or B ports  $\frac{V_{OUT}}{OE} = 0.5 \text{ V to 2.7 V}$ 0.0 V 1 +50 μA Three-state output <sup>I</sup>ozpu to current, power up 2.1 V ±50 Three-state output 2.1 V 1 IOZPD current, power down to 0.0 V For control input affecting output 5.5 V 1, 2, 3 10 μA Three-state output Iozh leakage current under test,  $V_{IN} = 2.0 \text{ V}$  or 0.8 V  $v_{OUT} = 2.7 v$ 4/ high 3021 For control input affecting output 5.5 V -10 μА Three-state output Iozl 1, 2, 3 leakage current under test,  $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ V<sub>OUT</sub> = 0.5 V Low 4/ 3020 0.0 V ±100 Off-state leakage For input or output under test 1 IOFF ШA  $V_{IN}$  or  $V_{OUT} = 4.5 \text{ V}$ All other pins at 0.0 V current 5.5 V 50 For output under test,  $V_{OUT} = 5.5 \text{ V}$ 1, 2, 3 μА High-state leakage I CEX current Outputs at high logic state  $^{\rm I}{}_{\rm 0}$  $V_{OUT} = 2.5 V$ 5.5 V 1, 2, 3 -50 -200 mΑ Output current 3011 5/

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 94

**9**004708 0018777 882 🖿

	TABL	E I. <u>Electrical perfor</u> n	nance cha	racteristic	<u>s</u> - Cont	inued.				
重订 5962-9674 MIL-STD-883	iopioka	供应商 Test conditi	共 <u>川</u> 日 Test conditions 2/			V <sub>CC</sub> Group A subgroups				
test method 1/		-55°C ≤ T <sub>C</sub> ± +4.5 V ≤ V <sub>CC</sub> unless otherwis	≤ +5.5 V e specifi	ed		subgi oups	Min	Max		
Quiescent supply current, outputs	<sup>I</sup> ссн	For all inputs, V <sub>IN</sub> = V I <sub>OUT</sub> = 0 A, A or B por	/ <sub>CC</sub> or GN	D	5.5 V	1		250	μА	
high 3005						2, 3		450		
Quiescent supply current, outputs	ICCF				5.5 V	1		38	mA	
low 3005						2, 3		38		
Quiescent supply current, outputs	Iccz				5.5 V	1		250	μΑ	
disabled 3005						2, 3		450		
Quiescent supply current delta,	ΔI <sub>CC</sub>	For input under test,  V <sub>IN</sub> = 3.4 V	Data enal Inputs Out	Outputs enabled	5.5 V	1, 2, 3		1.5	mA	
TTL input level 3005	<u>6</u> /	For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND		Outputs disabled		: :		50	μА	
			Control	inputs	5.5 V	1, 2, 3		1.5	mA	
Input capacitance 3012	CIN	T <sub>A</sub> = +25°C See 4.4.1c V <sub>IN</sub> = 2.5 V or 0.5 V	Control	inputs	5.0 V	4		16	pF	
Output capacitance 3012	c <sup>I/O</sup>	T <sub>A</sub> = +25°C See 4.4.1c V <sub>OUT</sub> = 2.5 V or 0.5 V	A or B	ports	5.0 V	4		20	рF	
Low level ground bounce noise	V <sub>OLP</sub>	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0.0$ $T_A = +25^{\circ}\text{C}$ See figure 4	V		5.0 V	4		900	mV	
Low level ground bounce noise	V <sub>OLV</sub>	See 4.4.1d			5.0 V	4		-1300	mV	
High level V <sub>CC</sub> bounce noise	v <sub>OHP</sub>				5.0 V	4		1700	mV	
High level V <sub>CC</sub> bounce noise	v <sub>ohv</sub>				5.0 V	4		-500	mV	
Functional test	8/	V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.8 Verify output V <sub>O</sub>	V		4.5 V	7, 8	L	н		
3014		See 4.4.1b			5.5 V	7, 8	L	Н		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

DESC FORM 193A JUL 94

9004708 0018778 719

TABLE I. <u>Electrical performance characteristics</u> - Continued. 宣词"5962-967460"QKA 供应商 Limits 3/ Unit Test conditions 2/ Vcc Group A  $-55^{\circ}$ C  $\leq$  T<sub>C</sub>  $\leq$  +125 $^{\circ}$ C +4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  +5.5 V unless otherwise specified MIL-STD-883 subgroups test method 1/ Min Max C<sub>L</sub> = 50 pF minimum, tw LE high or low 5.0 V 9 3.5 Pulse duration กร  $R_L = 500\Omega$ , 3.5 4.5 V 10, 11 See figure 5 and 5.5 V 5.0 V CLR low 9 4.0 4.5 V 10, 11 4.0 and 5.5 V  $C_L = 50 \text{ pF minimum,}$   $R_L = 500\Omega$ ,  $t_s$ B or PARITY 5.0 V 9 9.4 ns Setup time, high or before LE low 4.5 V 10, 11 10.2 See figure 5 and 5.5 V 9 CLR before LET 5.0 V 2.0 4.5 V 10, 11 2.0 and 5.5 V  $c_L = 50 \text{ pF minimum,}$   $R_L = 500\Omega$ , Hold time, high or B or PARITY 5.0 V 9 0.0 ns th after LE low 4.5 V 10, 11 0.0 See figure 5 and 5.5 V CLR after LET 5.0 V 9 3.0 4.5 V 10, 11 3.0 and 5.5 V  $C_L = 50 \text{ pF minimum,}$   $R_L = 500\Omega$ , Propagation delay 5.0 V 9 1.2 4.8 ns t<sub>PLH1</sub> time, An or Bn to 4.5 V 10, 11 1.2 6.4 Bn or An 2/ See figure 5 3003 and 5.5 V 5.0 V 9 1.0 4.8 tPHL1 4.5 V 5.4 10, 11 1.0 9/ and

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

REVISION LEVEL
SHEET

7

5.5 V

DESC FORM 193A

**JUL 94** 

**9**004708 0018779 655 **=** 

		E I. <u>Electrical performan</u>	ce characterist	<u>ics</u> - Conti	nued			
直面 19 5962-9674 Test and MIL-STD-883	OULQKA		ns <u>2</u> / -125°C	v <sub>cc</sub>	Group A subgroups	Limit	:s <u>3</u> /	Unit
test method 1/		$-55^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ 4 +4.5 V $\leq$ V <sub>CC</sub> $\leq$ unless otherwise	+5.5 V specified			Min	Max	
Propagation delay time, An to PARITY	t <sub>PLH2</sub>	$C_L = 50$ pF minimum, $R_L = 500\Omega$ , See figure 5		5.0 V	9	2.1	9.5	ns
3003	2/	See figure 5		4.5 V and 5.5 V	10, 11	2.1	13.3	
	t <sub>PHL2</sub>			5.0 V	9	2.5	9.7	
	2/			4.5 V and 5.5 V	10, 11	2.5	11.0	
Propagation delay	t <sub>PLH3</sub>	C <sub>L</sub> = 50 pF minimum,		5.0 V	9	1.8	8.5	ns
time, $\overline{\text{OE}}$ to PARITY 3003	2/	$R_L^{\perp} = 500\Omega$ , See figure 5		4.5 V and 5.5 V	10, 11	1.8	13.6	
	t <sub>PHL3</sub>	1		5.0 V	9	2.3	8.6	
	2/			4.5 V and 5.5 V	10, 11	2.3	11.7	
Propagation_delay	t <sub>PLH4</sub>	$C_L = 50 \text{ pF minimum,}$ $R_L = 500\Omega$ ,		5.0 V	9	1.0	5.5	ns
time, CLR to ERR 3003	2/	$R_L^- = 500\Omega$ , See figure 5		4.5 V and 5.5 V	10, 11	1.0	6.3	
Propagation delay	t <sub>PLH5</sub>	C <sub>L</sub> = 50 pF minimum,		5.0 V	9	1.8	5.1	ns
time, LE to ERR 3003	2/	$C_L$ = 50 pF minimum, $R_L$ = 500 $\Omega$ , See figure 5		4.5 V and 5.5 V	10, 11	1.8	6.1	
	t <sub>PHL5</sub>			5.0 V	9	1.0	5.8	]
	2/			4.5 V and 5.5 V	10, 11	1.0	6.7	
Propagation delay time, Bn or PARITY	t <sub>PLH6</sub>	$C_L = 50 \text{ pF minimum,}$ $R_L = 500\Omega$		5.0 V	9	2.0	10.1	ns
to ERR 3003	2/	$R_L^L = 500\Omega$ , See figure 5		4.5 V and 5.5 V	10, 11	2.0	11.8	
	t <sub>PHL6</sub>	]		5.0 V	9	2.2	11.5	1
	2/			4.5 V and 5.5 V	10, 11	2.2	12.9	
See footnotes at end of	table.						•	
	STANDAR		SIZE <b>A</b>				5962-9	6746
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISIO	N LEVEL	SH	HEET 8	·····

DESC FORM 193A JUL 94

9004708 0018780 377

<del></del>	TABL	E I. <u>Electrical performance characteristi</u>	<u>cs</u> - Conti	nued			
查询"5962-96746 Test and MIL-STD-883	-55°C ≤ T <sub>C</sub> ≤ +125°C		v <sub>cc</sub>	Group A subgroups	Limit	Unit	
test method <u>1</u> /		+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified			Min	Max	
Propagation delay	<sup>t</sup> PZH	$C_L$ = 50 pF minimum, $R_L$ = 500 $\Omega$ , See figure 5	5.0 V	9	1.0	5.8	ns
time, output enable, OE to An, Bn, or PARITY 3003	2/		4.5 V and 5.5 V	10, 11	1.0	8.8	
	t <sub>PZL</sub>		5.0 V	9	1.5	5.8	
	9/		4.5 V and 5.5 V	10, 11	1.5	9.8	
Propagation delay	t <sub>PHZ</sub>	C <sub>L</sub> = 50 pF minimum,	5.0 V	9	1.8	7.3	ns
time, out <u>put</u> disable, OE to An, Bn, or PARITY 3003	2/	$R_L^T = 500\Omega$ , See figure 5	4.5 V and 5.5 V	10, 11	1.8	9.5	
	t <sub>PLZ</sub>		5.0 V	9	2.1	7.2	
	9/		4.5 V	10, 11	2.1	8.2	

1/ For tests not listed in the referenced MIL-STD-883 (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure of 883 under the conditions listed herein.

and 5.5 V

- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I<sub>CC</sub> and  $\Delta$ I<sub>CC</sub> tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V<sub>IN</sub> = GND or V<sub>IN</sub>  $\geq$  3.0 V.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively, and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at 4.5 V 

  VCC 

  5.5 V.
- 4/ The parameters  $I_{QZH}$  and  $I_{QZL}$  include the input leakage current. This test shall be guaranteed, if not tested, to the limits specified in table I herein, when performed with control inputs that affect the state of the output under test at  $V_{IN}$  = 0.8 V or 2.0 V.
- 5/ Not more than one output should be tested at one time, and the duration of the test condition should not exceed one second.
- 6/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ . This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC} 2.1$  V (alternate method). When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times  $\Delta I_{CC}$  maximum limits, and the preferred method and limits are guaranteed.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

DESC FORM 193A JUL 94

■ 8004708 0018781 203 **■** 

## TABLE I. <u>Electrical performance characteristics</u> - Continued.

7) The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with  $500\Omega$  of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from  $V_{CC}$  to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and  $V_{CC}$  bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a  $50\Omega$  input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal  $V_{OH}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OH}$  as all other outputs possible are switched from  $V_{OH}$  to  $V_{OL}$ .  $V_{OHV}$  and  $V_{OHP}$  are then measured from the nominal  $V_{OH}$  level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OL}$  to  $V_{OH}$ .

The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OL}$ .

- 8/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth tables and other logic patterns used for fault detection. The test vectors used to verify the truth tables shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth tables in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883,  $V_{\rm IL}$  = 0.4 V and  $V_{\rm IH}$  = 2.4 V. For outputs, L  $\leq$  0.8 V, H  $\geq$  2.0 V.
- 9/ For propagation delay tests, test all functions of each input and output.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-96746

REVISION LEVEL
SHEET
10

DESC FORM 193A JUL 94

查询"5962-9674601QKA"供应	Z <mark>商</mark> Device type	C	)1
	Case outlines	K, L	3
	Terminal number	Termina	l symbol
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	OEA A1 A2 A3 A4 A5 A6 A7 A8 ERR CLR GND LE OEB PARITY B8 B7 B6 B5 B4 B3 B2 B1 VCC	NC OEA A1 A2 A3 A4 A5 NC A6 A7 A8 ERR GND NC LE B B7 B6 NC B5 B4 B3
	25 26 27 28		B3 B2 B1 V <sub>CC</sub>

Pin description				
Terminal symbol	Description			
An (n = 1 to 8)	Data inputs/outputs, A port			
Bn (n = 1 to 8)	Data inputs/outputs, B port			
OEA/OEB	Output enable control inputs			
ERR	Parity error output (open collector)			
CLR	Clear control input			
LE	Latch enable control input			
PARITY	Parity odd output			

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>11</b>

DESC FORM 193A JUL 94

■ 9004708 0018783 086 **■** 

### Function table

	间"5962	2-967460	1QKA	"供应商			Outputs	s and I/Os				
OEB	OEA	CLR	LE	An Σ OF H	Bn <u>1</u> / Σ OF H	An	Bn	PARITY	ERR 2/	Function		
L	н	х	х	0dd Even	NA	NA	A	L H	NA	A data to B bus and generate parity		
н	L	х	L	NA	Odd Even	В	NA	NA	H	B data to A bus and check parity		
Н	L	Н	н	NA	х	х	NA	NA	NC	Store error flag		
х	х	L	Н	х	х	х	NA	NA	H	Clear error flag register		
н	н	H L X	H H L L	X X L Odd H Even	x	z	Z	Z	NC H H L	Isolation 3/ (parity check)		
L	L	х	х	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity		

H = High voltage level

L = Low voltage level

X = Irrelevant

Z = Disabled

NA = Not aplicable

NC = No change

- 1/ Summation of high-level inputs includes PARITY along with Bn inputs.
- 2/ Output states shown assume the ERR output was previously high.
  3/ In this mode, the ERR output (when clocked) shows inverted parity of the A bus.

## Error-flag function table

Inpi	uts	Internal to device	Output Pre-state	Output	Function
CLR	LE	Point P	ERR <sub>n-1</sub> 4/	ERR	
L	L	L H	x	H.	Pass
Н	Ĺ	L X H	X L H	L L H	Sample
L	H	x	X	Н	Clear
Н	Н	х	L H	L H	Store

<sup>4/</sup> The state of the ERR output before any changes at CLR, LE, or point P.

FIGURE 2. <u>Truth tables</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

DESC FORM 193A


**JUL 94** 

■ 9004708 0018784 T12 ■

查询"5962-9674601QKA"供应商 8XÞ A1-A8-ΕN 8X**⊲** ∇ EN0EB - PARITY OEA -MUX 1 ī 1 01 LE -CLR-FIGURE 3. Logic diagram. SIZE 5962-96746 Α STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 13 DESC FORM 193A 🖿 9004708 COl8785 959 🖿

Powered by ICminer.com Electronic-Library Service CopyRight 2003

JUL 94



# NOTES:

- 1. C<sub>1</sub> includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2.  $R_L = 450\Omega$  ±1 percent, chip resistor in series with a  $50\Omega$  termination. For monitored outputs, the  $50\Omega$ termination shall be the  $50\Omega$  characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:

  - a.  $V_{\rm IN} = 0.0$  V to 3.0 V; duty cycle = 50 percent;  $f_{\rm IN} \ge 1$  MHz. b.  $t_{\rm r}$ ,  $t_{\rm f} = 3$  ns  $\pm 1.0$  ns. For input signal generators incapable of maintaining these values of  $t_{\rm r}$  and  $t_{\rm f}$ , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the  $\pm 1.0$  ns tolerance and guaranteeing the results at 3.0 ns  $\pm 1.0$  ns; skew between any two switching inputs signals ( $t_{\rm sk}$ ):  $\le 250$  ps.

FIGURE 4. Ground bounce load circuit and waveforms.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>14</b>

DESC FORM 193A

**JUL 94** 

9004708 0018786 895

# 查询"5962-9674601QKA"供应商







FIGURE 5. Switching waveforms and test circuit.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>15</b>

DESC FORM 193A JUL 94

9004708 0018787 721 📼

# 查询"5962-9674601QKA"供应商





# NOTES:

- When measuring t<sub>pLZ</sub> and t<sub>pZL</sub>: V<sub>TEST</sub> = 7.0 V.
   When measuring t<sub>pHZ</sub>, t<sub>pZH</sub>, t<sub>pLH</sub>, and t<sub>pHL</sub>: V<sub>TEST</sub> = open.
   The t<sub>pZL</sub> and t<sub>pLZ</sub> reference waveform is for the output under test with internal conditions such that the output is at V<sub>OL</sub> except when disabled by the output enable control. The t<sub>pZH</sub> and t<sub>pHZ</sub> reference waveform is for the output under test with internal conditions such that the output is at V<sub>OH</sub> except when disabled by the output

- enable control.
  C<sub>L</sub> = 50 pF minimum or equivalent (includes test jig and probe capacitance).
  R<sub>L</sub> = 500Ω or equivalent.
  R<sub>T</sub> = 50Ω or equivalent.
  Input signal from pulse generator: V<sub>IN</sub> = 0.0 V to 3.0 V; PRR ≤ 10 MHz; t<sub>r</sub> ≤ 2.5 ns; t<sub>r</sub> and t<sub>f</sub> shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

DESC FORM 193A

**JUL 94** 

**9**004708 0018788 668 **=** 

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to MAS What MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 126 (see MIL-PRF-38535, appendix A).

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>17</b>

DESC FORM 193A JUL 94

- 9004708 0018789 5T4 -

### 4.4.1 Group A inspection.

a查询。559626a96746631QKA"供应商ble II herein.

- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c.  $C_{IN}$  and  $C_{I/O}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  and  $C_{I/O}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test ( $V_{BIAS}$ ) = 2.5 V or 3.0 V. For  $C_{IN}$  and  $C_{I/O}$ , test all applicable pins on five devices with zero failures.

For  $C_{\rm IN}$  and  $C_{\rm I/O}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the  $C_{\rm IN}$  and  $C_{\rm I/O}$  tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DESC-EC the device functions listed in each functional group and the test results for each device tested.

d. Ground and V<sub>CC</sub> bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V<sub>OLP</sub>, V<sub>OLV</sub>, V<sub>OHP</sub>, and V<sub>OHV</sub> shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DESC-EC data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V<sub>OLP</sub>, V<sub>OLP</sub>, V<sub>OHP</sub>, and V<sub>OHV</sub> from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DESC-EC of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DESC-EC data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each  $V_{OLP}$ ,  $V_{OLP}$ , and  $V_{OHP}$ , from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For  $V_{OHP}$ ,  $V_{OLP}$ , and  $V_{OLP}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the  $V_{OHP}$ ,  $V_{OHP}$ ,  $V_{OLP}$ , and  $V_{OLP}$  tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DESC-EC the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>18</b>

DESC FORM 193A JUL 94

💻 9004708 0018790 216 🖿

## TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-38535	dance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	1/ 1, 2, 3, 7, 8, 9, 10, 11	1/ 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3 7, 8	1, 2, 3, 7, 8 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3 7, 8	1, 2, 3, 7, 8
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96746
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

DESC FORM 193A JUL 94

🔳 9004708 0018791 152 🖿

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness, assured (see 3.5 herein) 查询"5962-9674601QKA"供应商
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A$  = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96746
		REVISION LEVEL	SHEET 20

DESC FORM 193A

JUL 94

**9004708 0018792 099**