



March 1997
Revised March 1999

74VHCT240A

Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHCT240A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT240A is an inverting 3-STATE buffer having two active-LOW output enables. This device is designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/receivers.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction

due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up.

Note 1: Outputs in OFF-State

Features


- High Speed: $t_{PD} = 5.6$ ns (typ) at $V_{CC} = 5$ V
- Power down protection is provided on inputs and outputs
- Low power dissipation: $I_{CC} = 4$ μ A (max) @ $T_A = 25^\circ$ C
- Pin and function compatible with 74HCT240

Ordering Code:


Order Number	Package Number	Package Description
74VHCT240AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT240ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT240AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT240AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable
I_0 - I_7	Inputs
$\overline{O}_0$ - $\overline{O}_7$	Outputs 3-STATE Outputs

74VHCT240A Octal Buffer/Line Driver with 3-STATE Outputs

74VHCT240A

Truth Tables

Inputs		Outputs (Pins 12, 14, 16, 18)
$\overline{OE}_1$	I_n	
L	L	H
L	H	L
H	X	Z

Inputs		Outputs (Pins 3, 5, 7, 9)
$\overline{OE}_1$	I_n	
L	L	H
L	H	L
H	X	Z

H - HIGH Voltage Level
L - LOW Voltage Level
X - Immaterial
Z - High Impedance


74VHCT240A

AC Electrical Characteristics								
Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°C to +85°C		Units
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0 ± 0.5		5.6	7.8	1.0	9.0	ns
t _{PHL}	Time			6.1	8.8	1.0	10.0	
t _{PZL}	3-STATE Output	5.0 ± 0.5		6.5	10.4	1.0	12.5	ns
t _{PZH}	Enable Time			7.3	11.4	1.0	13.5	
t _{PLZ}	3-STATE Output	5.0 ± 0.5		7.0	11.4	1.0	13.0	ns
t _{PHZ}	Disable Time							
t _{OSLH}	Output to	5.0 ± 0.5			1.0		1.0	ns
t _{OSHL}	Output Skew							
C _{IN}	Input Capacitance			4	10		10	pF
C _{OUT}	Output Capacitance			9				pF
C _{PD}	Power Dissipation Capacitance			19				pF


Note 8: Parameter guaranteed by design. t_{OSLH} = |t_{PLH} max - t_{PLH} min|; t_{OSHL} = |t_{PHL} max - t_{PHL} min|

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/8 (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.

Physical Dimensions inches (millimeters) unless otherwise noted




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B





20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

74VHCT240A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS


NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



DETAIL A

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**



LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com