

# Fault-Protected RS-485 Transceivers with 3.3-V to 5-V Operation

Check for Samples: SN65HVD1780, SN65HVD1781, SN65HVD1782

#### **FEATURES**

- Bus-Pin Fault Protection to:
  - $> \pm 70 \text{ V ('HVD1780, 81)}$
  - > ±30 V ('HVD1782)
- Operation With 3.3-V to 5-V Supply Range
- ±16 kV HBM Protection on Bus Pins
- Reduced Unit Load for up to 320 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
  - Low Standby Supply Current, 1 μA Max
  - I<sub>CC</sub> 4 mA Quiescent During Operation
- Pin-Compatible With Industry-Standard SN75176
- Signaling Rates of 115 kbps, 1 Mbps, and up to 10 Mbps

### **APPLICATIONS**


- HVAC Networks
- Security Electronics
- Building Automation
- Telecomm Equipment
- Motion Control
- Industrial Networks

#### DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to the human-body-model specification.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1782, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. This port features a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from -40°C to 125°C. These devices are pin-compatible with the industry-standard SN75176 transceiver, making them drop-in upgrades in most systems.

These devices are fully compliant with ANSI TIA/EIA 485-A with a 5-V supply and can operate with a 3.3-V supply with reduced driver output voltage for low-power applications. For applications where operation is required over an extended common-mode voltage range, see the SN65HVD1785 (SLLS872) data sheet.



Transceiver	Signaling Rate	Number of Nodes
HVD1780	Up to 115 kbps	Up to 320
HVD1781	Up to 1 Mbps	Up to 320
HVD1782	Up to 10 Mbps	Up to 64




df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



### **DEVICE INFORMATION**

### **DRIVER FUNCTION TABLE**

Input	Enable	Outputs		Driver State		
D	DE	A B				
Н	Н	Н	L	Actively drive bus High		
L	Н	L	Н	Actively drive bus Low		
Х	L	Z	Z	Driver disabled <sup>(1)</sup>		
Х	OPEN	Z	Z	Driver disabled by default (1)		
OPEN	Н	Н	L	Actively drive bus High by default		

(1) When both the driver and receiver are disabled, the device enters a low-power standby mode.

## **RECEIVER FUNCTION TABLE**

Differential Input	Enable	Output	Receiver State
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled <sup>(1)</sup>
X	OPEN	Z	Receiver disabled by default (1)
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

(1) When both the driver and receiver are disabled, the device enters a low-power standby mode.



## ABSOLUTE MAXIMUM RATINGS(1)

				VALUE	UNIT	
V <sub>CC</sub>	Supply voltage			-0.5 to 7	V	
	Valta na sanga at hua nina	'HVD1780, 81	A, B pins	-70 to 70	V	
	voltage range at bus pins	'HVD1782	A, B pins	-70 to 30	V	
	Input voltage range at any logic pin		·	-0.3 to V <sub>CC</sub> + 0.3	V	
	Transient overvoltage pulse through 100 $\Omega$ per TIA	\-485		-70 to 70	V	
	Receiver output current			-24 to 24	mA	
J	Junction temperature	unction temperature				
	Continuous total power dissipation			See Dissipation Rating Table		
	IEC 60749-26 ESD (human-body model), bus term	ninals and GND		±16	kV kV	
	JEDEC Standard 22, Test Method A114 (human-b	ody model), bus termin	nals and GND	±16		
	JEDEC Standard 22, Test Method A114 (human-b	ody model), all pins		±4	kV	
	Voltage range at bus pins  Input voltage range at any logic pin  Transient overvoltage pulse through 100 Ω per Receiver output current  Junction temperature  Continuous total power dissipation  IEC 60749-26 ESD (human-body model), bus JEDEC Standard 22, Test Method A114 (hum JEDEC Standard 22, Test Method C101 (cha	device model), all pins		±2	kV	
	JEDEC Standard 22, Test Method A115 (machine	model), all pins		±400	V	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE <sup>(1)</sup>	JEDEC THERMAL MODEL	T <sub>A</sub> < 25°C RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C RATING	T <sub>A</sub> = 105°C RATING	T <sub>A</sub> = 125°C RATING (3.3 V ONLY)
COIC (D) 0 min	High-K	905 mW	7.25 mW/°C	470 mW	325 mW	180 mW
SOIC (D) 8-pin	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW	103 mW
DDID (D) 0 min	High-K	2119 mW	16.9 mW/°C	1100mW	763 mW	426 mW
PDIP (P) 8-pin	Low-K	976 mW	7.8 mW/°C	508 mW	352 mW	196 mW

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3.15	5	5.5	V	
VI	Input voltage at any bus terminal (separately	or common mode) (1)	-7		12	V
$V_{IH}$	High-level input voltage (driver, driver enable	e, and receiver enable inputs)	2		$V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage (driver, driver enable	e, and receiver enable inputs)	0		0.8	V
$V_{\text{ID}}$	Differential input voltage		-12		12	V
la .	Output current, driver	-60		60	mA	
IO	Output current, receiver		-8		8	mA
$R_L$	Differential load resistance		54	60		Ω
C <sub>L</sub>	Differential load capacitance			50		pF
		HVD1780			115	kbps
1/t <sub>UI</sub>	Signaling rate	HVD1781			1	Mana
		HVD1782			10	Mbps
_	Operating free-air temperature (See	5-V supply	-40		105	°C
T <sub>A</sub>	application section for thermal information)	3.3-V supply	-40		125	-0
TJ	Junction temperature		-40		150	°C

<sup>(1)</sup> By convention, the least positive (most negative) limit is designated as minimum in this data sheet.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	S	MIN	TYP	MAX	UNIT
		R <sub>L</sub> = 60 Ω, 4.75 V ≤ \		T <sub>A</sub> < 85°C	1.5			
		on each output to –7 Figure 1	V to 12 V	T <sub>A</sub> < 125°C	1.4			
		$R_L = 54 \Omega$ ,	1.7	2				
V <sub>OD</sub>	Driver differential output voltage magnitude	$R_L = 54 \Omega,$ $T_A < 85^{\circ}C$ $T_A < 125^{\circ}C$			1.5			V
1 051		$R_L = 54 \Omega,$ 3.15 V $\leq$ V <sub>CC</sub> $\leq$ 3.45 V	0.8	1				
		$R_1 = 100 \Omega$ . $T_A < 85^{\circ}C$			2.2	2.5		
		4.75 V ≤ V <sub>CC</sub> ≤ 5.25 V	/	T <sub>A</sub> < 125°C	2			
$\Delta  V_{OD} $	Change in magnitude of driver differential output voltage	$R_L = 54 \Omega$		-50	0	50	mV	
$V_{OC(SS)}$	Steady-state common-mode output voltage				1	V <sub>CC</sub> /2	3	V
$\Delta V_{OC}$	Change in differential driver output common-mode voltage				-50	0	50	mV
V <sub>OC(PP)</sub>	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω lo See Figure 2	ad resistors	5,		500		mV
$C_{OD}$	Differential output capacitance					23		pF
$V_{IT+}$	Positive-going receiver differential input voltage threshold					-100	-35	
$V_{IT-}$	Negative-going receiver differential input voltage threshold				-180	-150		mV
$V_{HYS}$	Receiver differential input voltage threshold hysteresis ( $V_{IT+} - V_{IT-}$ )				30	50		
$V_{OH}$	Receiver high-level output voltage	I <sub>OH</sub> = -8 mA	$I_{OH} = -8 \text{ mA}$		2.4	V <sub>CC</sub> - 0.3		V
$V_{OL}$	Receiver low-level output voltage	T <sub>A</sub> < 85°C		;		0.2	0.4	V
VOL	receiver low level output voltage	IOL = O IIIA	$I_{OL} = 8 \text{ mA}$ $T_A < 125^{\circ}\text{C}$				0.5	<b>V</b>
I <sub>I(LOGIC)</sub>	Driver input, driver enable, and receiver enable input current				-50		50	μΑ
l <sub>OZ</sub>	Receiver output high-impedance current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE}$	at V <sub>CC</sub>		-1		1	μΑ
los	Driver short-circuit output current				-200		200	mA
		$V_{CC} = 3.15 \text{ to } 5.5 \text{ V}$	V <sub>I</sub> = 12 V	1780, 1781		75	100	
I <sub>I(BUS)</sub>	Bus input current (disabled driver)	or	1 - 12 1	1782	00	400	500	μΑ
, ,		V <sub>CC</sub> = 0 V, DE at 0 V	V <sub>I</sub> = -7 V	1780, 1781	<del>-60</del>	<del>-40</del>		
			DE V	1782	-400	-300		
		Driver and receiver enabled	DE = V <sub>CC</sub> RE = GNI no load	, D,		4	6	
		Driver enabled, receiver disabled	DE = V <sub>CC</sub> RE = V <sub>CC</sub> no load			3	5	mA
Icc	Supply current (quiescent)	Driver disabled, receiver enabled	DE = GNI RE = GNI no load			2	4	
		Driver and receiver	DE = GNI D = open, RE = V <sub>CC</sub> no load, T	,		0.15	1	٨
		disabled, standby mode		), ,			12	μА
	Supply current (dynamic)	See the Typical C						



**\*\*室特%N65HVD1781**"供应商

## **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER (HVD	1780)	,					
	D: 100		3.15 V < V <sub>CC</sub> < 3.45 V	0.4	1.4	1.8	μS
$t_r$ , $t_f$	Driver differential output rise/fall time	D 5400 50	3.15 V < V <sub>CC</sub> < 5.5 V	0.4	1.7	2.6	μs
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_L = 54 \Omega, C_L = 50$ pF, See Figure 3			0.8	2	μS
t <sub>SK(P)</sub>	Driver differential output pulse skew,  tphl - tplh				20	250	ns
$t_{PHZ},t_{PLZ}$	Driver disable time				0.1	5	μS
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver enabled	See Figure 4 and Figure 5		0.2	3	μS
		Receiver disabled			3	12	
DRIVER (HVD	1781)						
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time			50		300	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$R_1 = 54 \Omega, C_1 = 50$	pF. See Figure 3			200	ns
t <sub>SK(P)</sub>	Driver differential output pulse skew, $ t_{PHL} - t_{PLH} $		KL = 54 Ω, CL = 50 pr, See rigule 5				ns
$t_{PHZ}, t_{PLZ}$	Driver disable time					3	μS
t t	Driver enable time	Receiver enabled See Figure 4 and Figure 5				300	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled			10	μS	
DRIVER (HVD	1782)						
			All V <sub>CC</sub> and Temp			50	1
$t_r$ , $t_f$	Driver differential output rise/fall time	$R_L = 54 \Omega$ ,	V <sub>CC</sub> > 4.5V and T < 105°C		16		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Driver propagation delay	$C_{L} = 50 \text{ pF}$				55	ns
t <sub>SK(P)</sub>	Driver differential output pulse skew,  tphl - tplh		See Figure 3			10	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Driver disable time					3	μS
	Deixan anable time	Receiver enabled	See Figure 4 and Figure 5			300	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Driver enable time	Receiver disabled	- riguio o			9	μS
RECEIVER (A	LL DEVICES UNLESS OTHERWISE NOT	ED)					
t <sub>r</sub> , t <sub>f</sub>	Receiver output rise/fall time		All devices		4	15	ns
	B :		HVD1780, HVD1781		100	200	
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay time	$C_L = 15 \text{ pF},$	HVD1782			80	ns
	Receiver output pulse skew,	See Figure 6	HVD1780, HVD1781		6	20	
t <sub>SK(P)</sub>	t <sub>PHL</sub> - t <sub>PLH</sub>		HVD1782			5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Receiver disable time	Driver enabled, See	Figure 7		15	100	ns
$t_{PZL(1)}, t_{PZH(1)}$	<b>D</b>	Driver enabled, See		80	300	ns	
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled. See	Driver disabled, See Figure 8			9	μS



#### THERMAL INFORMATION

PARAMETER			TEST CONDITIONS	VALUE	UNIT		
		SOIC-8	JEDEC high-K model	138			
D. Junation to ambient thermal registance	(no cirflow)	30IC-8	JEDIC low-K model	242	°C/W		
$R_{\theta JA}$ Junction-to-ambient thermal resistance	Junction-to-ambient thermal resistance (no airflow)		JEDEC high-K model	59	C/VV		
			JEDIC low-K model	128			
D. Junation to board thermal registeres		SOIC-8		62	°C/W		
R <sub>0JB</sub> Junction-to-board thermal resistance		DIP-8		39	·C/VV		
D	SOIC-8			61	0000		
R <sub>0JC</sub> Junction-to-case thermal resistance		DIP-8		61	°C/W		
			$V_{CC} = 3.6V$ , $T_J = 150^{\circ}C$ , $R_L = 300 \Omega$ , $C_L = 50$ pF (driver), $C_L = 15$ pF (receiver) 3.3-V supply, unterminated <sup>(1)</sup>	75			
			$V_{CC} = 3.6V$ , $T_J = 150^{\circ}C$ , $R_L = 100 \Omega$ , $C_L = 50$ pF (driver), $C_L = 15$ pF (receiver) 3.3-V supply, RS-422 load <sup>(1)</sup>	95			
D. Davis distanting			$V_{CC} = 3.6V$ , $T_J = 150^{\circ}C$ , $R_L = 54 \Omega$ , $C_L = 50  pF$ (driver), $C_L = 15  pF$ (receiver) 3.3-V supply, RS-485 load <sup>(1)</sup>	115	\^/		
P <sub>D</sub> Power dissipation			$V_{CC}$ = 5.5V, $T_J$ = 150°C, $R_L$ = 300 $\Omega$ , $C_L$ = 50 pF (driver), $C_L$ = 15 pF (receiver) 5-V supply, unterminated <sup>(1)</sup>	290	mW		
					$\begin{split} &V_{CC}=5.5\text{V}, T_J=150^{\circ}\text{C}, R_L=100\Omega,\\ &C_L=50\text{pF}(\text{driver}), C_L=15\text{pF}(\text{receiver})\\ &5\text{-V}\text{supply}, RS\text{-}422\text{load}^{(1)} \end{split}$	320	
			$V_{CC}$ = 5.5V, $T_J$ = 150°C, $R_L$ = 54 $\Omega$ , $C_L$ = 50 pF (driver), $C_L$ = 15 pF (receiver) 5-V supply, RS-485 load <sup>(1)</sup>	400			
T <sub>SD</sub> Thermal-shutdown junction temperature	۵			170	°C		

<sup>(1)</sup> Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: 1 Mbps.

### **APPLICATION INFORMATION**

### **Hot-Plugging**

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 9, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no problems will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLE, the enable inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

#### Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by open bus conditions such as, a disconnected connector, shorted bus conditions caused by damaged cabling, or idle bus conditions that occur when no driver is actively driving a valid RD-485 bus state on the network. In any of these cases, the differential receiver will output a failsafe HIGH state, so that small noise signals do not cause problems at the receiver output.



#### PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50  $\Omega$ .




Figure 1. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load





Figure 3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load



## PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load




Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 7. Measurement of Receiver Enable/Disable Times With Driver Enabled



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 8. 'HVD1781 Measurement of Receiver Enable Times With Driver Disabled



### TYPICAL CHARACTERISTICS



SIGNALING RATE

80  $T_A = 25^{\circ}C$  RE at  $V_{CC}$   $RL = 54 \Omega$   $C_L = 50 \text{ pF}$ 60  $V_{CC} = 3.3 \text{ V}$ 30


100 200 300 400 500 600 700 800 900 1000


Signaling Rate - kbps

**RMS SUPPLY CURRENT** 

Figure 10.

20











Figure 12.

G002



## TYPICAL CHARACTERISTICS (continued)

#### **HVD1780 DIFFERENTIAL OUTPUT AMPLITUDE and TRANSITION TIME**



#### 70-V Fault-Protection

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to ±70V. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

- 1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

**Table 1. Device Conditions** 

POWER	DE	D	A	В	RESULTS
OFF	X X		-70V < V <sub>A</sub> < 70V	$-70V < V_B < 70V$	Device survives
ON	LO	Χ	-70V < V <sub>A</sub> < 70V	$-70V < V_B < 70V$	Device survives
ON	HI	L	$-70V < V_A < 70V$	$-70V < V_B < 30V$	Device survives
ON	HI	L	-70V < V <sub>A</sub> < 70V	30V < V <sub>B</sub>	Damage may occur
ON	HI	Н	-70V < V <sub>A</sub> < 30V	$-70V < V_B < 30V$	Device survives
ON	HI	Н	30V < V <sub>A</sub>	$-70V < V_B < 30V$	Damage may occur



## **REVISION HISTORY**

	,	Page
•	Changed Receiver propagation delay max value From: 50 ns To: 70 ns.	5
•	Changed t <sub>PLZ</sub> , t <sub>PHZ</sub> Receiver disable time From 3000 ns To 100 ns.	5
Ch	anges from Revision A (JANUARY 2008) to Revision B	Page
•	Changed the I <sub>OS</sub> Min value From: -150 To: -200 and Max value From: 150 To: 200	4
Ch	anges from Revision B (APRIL 2008) to Revision C	Page
•	Added two new part numbers 1780 and 1782	1
•	Deleted Features Bullet: Designed for RS-485 and RS-422 Networks	1
•	Added Features Bullet	1
•	Changed making it a drio-in upgrade for most devices -to- making them drop-in upgrades in most systems	1
•	Changed The HVD1781 is -to- These devices are	1
•	Added sentence to the last paragraph of the Description - For applications where operation	1
•	Added 2 more rows to the signaling rate entry - HVD1780, HVD1781 and HVD1782 with MAX signaling rate for	
_	each	3
Ch	anges from Revision C (JULY 2008) to Revision D	Page
<u>.                                    </u>	Changed Receiver propagation delay max value From: 70 ns To: 80 ns	5
Ch	anges from Revision D (AUGUST 2008) to Revision E	Page
Ch	anges from Revision D (AUGUST 2008) to Revision E  Changed Bus input current (disabled driver), seperating the condition for the different devices	
<b>C</b> h •	Changed Bus input current (disabled driver), seperating the condition for the different devices	4
<b>C</b> h •	Changed Bus input current (disabled driver), seperating the condition for the different devices	4
<b>C</b> h	Changed Bus input current (disabled driver), seperating the condition for the different devices	4
•	Changed Bus input current (disabled driver), seperating the condition for the different devices	4
•	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for $V_{CC} > 4.5V$ From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns	4 5 5
•	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F	4 5 5
•	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F  Deleted 70-V from the title	4 5 5 Page
	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F  Deleted 70-V from the title  Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V	4 5 Page 1
	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F  Deleted 70-V from the title  Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V ('HVD1780, 81); > ±30 V ('HVD1782)  Deleted text from the first Description paragraph - The internal current-limit circuits allow fault survivability without	4 5 5 1 1
•	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F  Deleted 70-V from the title  Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V ('HVD1780, 81); > ±30 V ('HVD1782)  Deleted text from the first Description paragraph - The internal current-limit circuits allow fault survivability without causing the high bus currents that otherwise might damage external components or power supplies.  Changed Voltage range at bus pins inthe ABS MAX RATINGS table, adding seperate conditions for the different	Page 1 1
• • • • • • • • • • • • • • • • • • •	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for V <sub>CC</sub> > 4.5V From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns  anges from Revision E (SEPTEMBER 2008) to Revision F  Deleted 70-V from the title  Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V ('HVD1780, 81); > ±30 V ('HVD1782)  Deleted text from the first Description paragraph - The internal current-limit circuits allow fault survivability without causing the high bus currents that otherwise might damage external components or power supplies.  Changed Voltage range at bus pins inthe ABS MAX RATINGS table, adding seperate conditions for the different devices  Changed From: Voltage input range, transient pulse, A and B, through 100 Ω in the ABS MAX RATINGS table To:	Page 1 1 1 3
	Changed Bus input current (disabled driver), seperating the condition for the different devices.  Changed HVD1782 Driver differential output rise/fall time for $V_{CC} > 4.5 \text{V}$ From: MIN = 3ns, MAX = 30ns To: MIN =, TYP = 16ns, MAX =  Changed HVD1782 Driver propagation delay MAX value From: 50 ns To: 55 ns	Page 1 1 1 5





### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
SN65HVD1780D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1780DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1780DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1780DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1780P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pko
SN65HVD1781D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1781DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1781DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1781DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1781P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pko
SN65HVD1782D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1782DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1782DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1782DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN65HVD1782P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pko

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new



### **PACKA**

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate in continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical at TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu



查询"\$N65HVD1781"供应商

6-May-2010

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1780DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1781DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1782DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**查询**"\$N65HVD1781"供应商

6-May-2010




\*All dimensions are nominal

7 til difficiono di c mommai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1780DR	SOIC	D	8	2500	346.0	346.0	29.0
SN65HVD1781DR	SOIC	D	8	2500	346.0	346.0	29.0
SN65HVD1782DR	SOIC	D	8	2500	346.0	346.0	29.0

# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 查询"SN65HVD1781"供应商

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications		
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers		
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps		
Interface	interface.ti.com	Energy	www.ti.com/energy		
Logic	logic.ti.com	Industrial	www.ti.com/industrial		
Power Mgmt	<u>power.ti.com</u>	Medical	www.ti.com/medical		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense		
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless-apps		