




查询"CED1012L"供应商

CED1012L/CEU1012L

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 120V, 10A, $R_{DS(ON)} = 120m\Omega$ @ $V_{GS} = 5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	120	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	10	A
Drain Current-Pulsed ^a	I_{DM}	40	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	50 0.3	W W/ $^\circ C$
Operating and Store Temperature Range	T_J, T_{stg}	-65 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	3	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	50	$^\circ C/W$



查询"CED1012L"供应商

CED1012L/CEU1012L

6

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	120			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 120\text{V}, V_{GS} = 0\text{V}$			25	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = 5\text{V}, I_D = 10\text{A}$		100	120	$\text{m}\Omega$
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{DS} = 10\text{V}, I_D = 5\text{A}$		10		S
Input Capacitance	C_{iss}	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}, f = 1.0 \text{ MHz}$		955		pF
Output Capacitance	C_{oss}			180		pF
Reverse Transfer Capacitance	C_{rss}			70		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30\text{V}, I_D = 15\text{A}, V_{GS} = 5\text{V}, R_{GEN} = 20\Omega$		21	42	ns
Turn-On Rise Time	t_r			28	56	ns
Turn-Off Delay Time	$t_{d(off)}$			104	208	ns
Turn-Off Fall Time	t_f			27	54	ns
Total Gate Charge	Q_g	$V_{DS} = 96\text{V}, I_D = 10\text{A}, V_{GS} = 5\text{V}$		39	51.8	nC
Gate-Source Charge	Q_{gs}			4		nC
Gate-Drain Charge	Q_{gd}			8.3		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				10	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{GS} = 0\text{V}, I_S = 10\text{A}$			1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.



查询"CED1012L"供应商

CED1012L/CEU1012L




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



查询"CED1012L"供应商

CED1012L/CEU1012L




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve