www.ti.com SLVSA38 – DECEMBER 2009

# **DUAL SWITCHER AND LINEAR REGULATORS**

Check for Samples: TPS43331-Q1

### **FEATURES**

- Input Operating Range 5 V to 30 V (VBAT), With Transients Up to 40 V
- Two, Adjustable Output Voltage, Step-Down Switching Voltage Regulators
- External Clock Input
- Soft-Start Control for Step-Down Regulators
- Programmable, Linear Regulator (VSTBY), Low Quiescent Current (65uA typ.)
- Programmable, Linear Regulator (VLR)
- Overvoltage Detection and Shutdown
- Protected, High-Side Drive Ouput (HSD)
- Power-On Reset for Standby Regulator (VSTBY)
- Serial Communication, I2C Interface
- Low Voltage Warning Detection With <u>Programmable Input Threshold (LVWIN, VBATW)</u>

- Enable Feature, Controls VBUCK 1
- Programmable Power Good Delay Time (PGDLY) for VSTBY
- Current-Limit and Independent Thermal Detection and Shutdown Protection on All Regulators and High-Side Driver Output
- Operating Junction Temperature Range: -40°C to 150°C
- Thermally Enhanced 38-Pin DAP PowerPAD™ Package


### **APPLICATIONS**


- Qualified for Automotive Applications
- Power Supply for Microcontrollers and DSPs

# **DESCRIPTION**

The TPS43331 is a multi-rail output voltage regulator, with two synchronous switch mode controllers and two linear regulators. In addition, there is a reverse protected high side switch and voltage supervisor for monitoring the standby regulator and input voltage. The regulator outputs and high side switch are controlled either by discrete inputs for certain outputs and serial interface using the I2C configuration for outputs not controlled by discrete inputs.

The standby linear regulator (VSTBY) is high voltage tolerant and can be connected directly to the vehicle battery, the quiescent current is typically 65 µA to maintain a regulated output with light loads.







df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	HTSSOP – DAP	Reel of 2000	TPS43331QDAPRQ1	TPS43331Q1

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

# ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Unregulated Input <sup>(3)</sup>	VBAT, VBATP	-0.3	40	V
	Unregulated power supply <sup>(3)</sup>	VINSB, VINLR	-0.3	40	V
	High side output <sup>(4)</sup>	HSD	-0.3	40	٧
	Low voltage warning input	LVWIN	-0.3	40	٧
	Switched linear regulator	VLR	-0.3	15	٧
	Bootstrap capacitor	VCP	-0.3	18	V
		PGDLY, CSLEW, VBATW, RST, EN, VSTBYS, VLRS, SYNCH, I2CID, SCL, SDA, VCMP1, VCMP2, VFB1, VFB2 <sup>(3)</sup>	-0.3	5.5	
	Logic level or low voltage signals	ISHI1, ISHI2, ISLO1, ISLO2 <sup>(3)</sup>	-0.3	10	V
		CBS1, CBS2, VGT1, VGT2	-0.3	40	
		VGB1, VGB2	-0.3	10	
		PH1, PH2 <sup>(4)</sup>	-1	40	
$\theta_{\text{JC}}$	Thermal impedance junction to case (5)			10	°C/W
$\theta_{JA}$	Thermal impedance junction to ambient (6)			25	°C/W
ESD	Electrostatic discharge <sup>(7)</sup>	All pins		2	kV
$T_{J}$	Operating junction temperature range		-40	150	ů
$T_{STG}$	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(7) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin

All voltage values are with respect to GND.

<sup>(3)</sup> Absolute negative voltage on these pins not to go below -0.5 V

<sup>4)</sup> Absolute negative voltage on these pins not to go below –1.0 V, and transients of -2 V due to recirculation of an inductive load for < 100ns

<sup>(5)</sup> This assumes junction to exposed thermal pad.

<sup>(6)</sup> This assumes a JEDEC JESD 51-5 standard board with thermal vias – See PowerPAD section and the application report PowerPAD Thermally Enhanced Package (SLMA002) for more information.



<u>₩豐梅們PS43331 Q1"供应商</u>

SLVSA38-DECEMBER 2009

# RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
	Unregulated Input	VBAT, VBATP	5	30	V
	Unregulated power supply	VINSB, VINLR	1.8	30	V
	High side output	HSD	5	30	V
	Low voltage warning input	LVWIN	5	30	V
	Switched linear regulator and standby regulator	VLR, VSTBY	3	16	V
	Bootstrap capacitor	VCP		16	V
		PGDLY, CSLEW, VBATW, RST, EN, VSTBYS, VLRS, SYNCH, I2CID, SCL, SDA, VCMP1, VCMP2, VFB1, VFB2	4.5	5.3	V
	Logic level or low voltage signals	ISHI1, ISHI2, ISLO1, ISLO2	1.2	9	V
	Logio level of low voltage digitals	CBS1, CBS2, VGT1, VGT2	5	38	٧
		VGB1, VGB2	3	8	V
		PH1, PH2	-1	30	٧
T <sub>A</sub>	Operating ambient temperature <sup>(1)</sup>		-40	125	°C

<sup>(1)</sup> Assumes  $T_A = T_J - Power dissipation \times \theta_{JA}$ 

# DC ELECTRICAL CHARACTERISTICS

VBAT = VBATP = 6 V to 18 V,  $T_J$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VBAT B	attery input			'	
V <sub>NOV</sub>	Normal operating voltage		6	18	V
V <sub>JSV</sub>	Jump start voltage	$T_A = -40^{\circ}\text{C to } 50^{\circ}\text{C}$	18	26.5	V
V <sub>OVSD</sub>	Overvoltage shutdown	All outputs except standby reg are disabled,	27		V
V <sub>HYS</sub>	Hysteresis		0.5		V
V <sub>UVLO</sub>	Undervoltage lockout	VSTBY ref disabled, Verify < V <sub>OL</sub> (max)	2	5.2	V
I <sub>Q</sub>		Standby mode, Battery = 14 V, $I_{VSTBY}$ = 100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V		100	
	Battery input leakage current	Standby mode, $V_{UVLO}$ < Battery < 18 V, $I_{VSTBY}$ = -100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V		130	μΑ
		Standby mode, 18 V < Battery < 40 V, $I_{VSTBY}$ = -100 $\mu$ A, $I_{Battery}$ - $ I_{VSTBY} $ , EN = 0 V	0 μΑ,	200	
I <sub>B</sub>	Battery input bias current	VBAT = 6V to 18V, HSDEN = VLREN = SW2EN = 1, VGT2 = VGB2 = open, $I_{VSTBY} = I_{VLR} = I_{HSD} = 100 \ \mu\text{A}$ , $I_{Battery} -  I_{VSTBY}  -  I_{VLR}  -  I_{HSD} $		25	mA
		VBAT = 6 V to 18 V, HSDEN = 1, I <sub>HSD</sub> = 100 μA,  I <sub>VBAT</sub>   -  I <sub>HSD</sub>		1	
l <sub>B</sub>	VBAT input bias current	VBAT = 40 V		5	mA
		VBAT = -20 V	-2		
LVWIN L	ow voltage warning input			'	
V <sub>TH</sub>	Input high threshold		1.10	1.20	V
V <sub>HYS</sub>	Hysteresis	On rising edge on input signal	70	120	mV
	land balana aman	LVWIN = 1 V to 18 V	-1	1	
$I_{LKG}$	Input leakage current	LVWIN = 40 V	-1 0	1.0	μA





# DC ELECTRICAL CHARACTERISTICS (continued)

VBAT = VBATP = 6 V to 18 V,  $T_J$  = -40 $^{\circ}$ C to 150 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VBATP (	Consumption current				
		$I_{VSTBY} = 50 \text{ mA}$		10	
		SW2EN = 1, VGTX = VGBX = open		15	
		$V_{LREn} = 1$ , $I_{VLR} = 100 \mu A$		10	
IB	Supply current from VBATP line	I <sub>VBATP</sub> =   I <sub>VLR</sub>		10	mA
		VBAT = 40 V, I <sub>VSTBY</sub> = 50 mA		6	
		$ \begin{array}{l} \mbox{VBAT} = \mbox{VINLR} = \mbox{Open, V}_{\mbox{UVLO}} < \mbox{VBATP} = \mbox{VINSB} < 18 \ \mbox{V,} \\ \mbox{VLREn} = \mbox{SW2EN} = \mbox{HSDEN} = 1, \mbox{I}_{\mbox{VLR}} = \mbox{I}_{\mbox{HSD}} = -100 \ \mbox{\muA,} \\ \mbox{VGTX} = \mbox{VGBX} = \mbox{Open, I}_{\mbox{VBATP}} - \mbox{I}_{\mbox{VSTBY}} + \mbox{I}_{\mbox{VLR}} + \mbox{I}_{\mbox{HSD}} \mbox{I}_{\mbox{HSD}} \end{array} $		20	
CSLEW	Slew rate control on standby regula	tor VSTBY			
I <sub>CSLEW</sub>	Soft-start rate on VSTBY reg	$C_{CSLEW} = 0.01 \mu F$	-2.9	-1.45	μΑ
EN Enab	ole/disable input				
V <sub>IH</sub>	Enable		2		V
$V_{IL}$	Disable			0.8	V
$V_{HYS}$	Hysteresis		300	800	mV
I <sub>LKG</sub>	Input leakage current		-1	1	μΑ
SYNCH S	Synchronization input voltage thres	hold			
$V_{IH}$	Enable	Switch enabled going from low to high 20% to 80%	2		V
$V_{IL}$	Disable	Switch disabled going from high to low 80% to 20%		0.8	V
$V_{HYS}$	Hysteresis		300	800	mV
R <sub>PD</sub>	Input pulldown resistance		20	100	kΩ
PGDLY F	Power good delay				
I <sub>OH</sub>	Power delay output current	PGDLY = 0, 100 pF $\leq$ C <sub>PGDLY</sub> $\leq$ 0.01 $\mu$ F	-2.6	-1.5	μΑ
$V_{TH}$	Input threshold	Verify RST de-asserted	1.5	2.5	V
$V_{SAT}$	PGDLY saturation voltage	$100 \text{ pF} \le C_{\text{PGDLY}} \le 0.01 \text{uF}$		0.4	٧
RST Res	set output				
		$0.5 \text{ V} \leq \text{VSTBY} \leq \text{VTH\_min}$ (VSTBY), $I_{OL} = 1.6 \text{ mA}$ , active mode		0.4	V
V <sub>OL</sub>	Reset output	$0.5~\text{V} \leq \text{VSTBY} \leq \text{VTH\_min}$ (VSTBY), $I_{\text{OL}} = 1.6~\text{mA}$ , standby mode		0.4	٧
		0.5 V ≤ VBATP ≤ VUVLO_min, I <sub>OL</sub> = 100 μA		0.4	V
I <sub>Leakage</sub>	Output leakage current	RST = VSTBY, active and standby modes	-10	10	μA
	Low input voltage warning (Battery	input)			
V <sub>OL</sub>	Warning output voltage	IOL = 1.6mA, active and standby modes		0.4	V
I <sub>Leakage</sub>	Output leakage current	VBATW = VSTBY, active and standby modes	-10	10	μA

<u>₩豐梅們PS43331 Q1"供应商</u>

# **AC SWITCHING CHARACTERISTICS**

VBAT = VBATP = 6 V to 18 V, T<sub>J</sub> = -40°C to 150°C (unless otherwise noted) (see Figure 1 and Figure 2)

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
RST R	eset timin	g				
1	t <sub>enrst</sub>	Reset enable time		0		μs
2	t <sub>PGDLY</sub>	Reset delay time	CPGDLY(nom) = 100 pF	25	100	μs
3	t <sub>por</sub>	Internal power on reset	VSTBY in regulation to RST de-asserted delay		5	ms
4	t <sub>f</sub>	Reset fall time	C <sub>RST</sub> = 50 pF		2	μs
VSTB	<b>Standby</b>	regulator de-glitch timer				
5	t <sub>lvcp</sub>	De-glitch filter time		5	20	μs
PGDL'	Y Power go	ood discharge time				
	t <sub>dch</sub>	Power good delay capacitor discharge time	CPGDLY = 0.01uF		1	μs
VBAT	N low inpu	ıt voltage warning				
6	t <sub>prlvw</sub>	Low voltage output indicator propagation delay			1	μs
7	t <sub>pfovsd</sub>				1	μs
8	t <sub>pflvw</sub>				1	μs
9	t <sub>f</sub>	Fall time			1	μs




Figure 1. Input and Control Timing




Figure 2. Input and Control Timing for  $\overline{\text{VBATW}}$ 



<u>**™塑物™**PS43331 Q1"供应商</u>

SLVSA38-DECEMBER 2009

# 12C INTERFACE ELECTRICAL CHARACTERISTICS

VBAT = VBATP = 6 V to 18 V,  $T_J$  = -40 $^{\circ}$ C to 150 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
I2CID Ser	rial interface ID address input				
V <sub>IH</sub>	Input high threshold		2		V
V <sub>IL</sub>	Input low threshold			0.8	V
V <sub>HYS</sub>	Hysteresis		0.3	0.8	V
I <sub>LKG</sub>	Input leakage current	I2CID = 3.3V	-1	1	μΑ
SCL Seria	al clock input for synchronization				
$V_{IH}$	Input high threshold		2		V
V <sub>IL</sub>	Input low threshold			0.8	V
$V_{HYS}$	Hysteresis		0.3	8.0	V
I <sub>LKG</sub>	Input leakage current	0.3 V ≤ V <sub>SCL</sub> ≤ 3.0 V	-1	1	μΑ
C <sub>SCLIN</sub>	Input line capacitance			10	pF
SDA Seria	al communications data line				•
V <sub>IH</sub>	Input high threshold		2		V
V <sub>IL</sub>	input low threshold			0.8	V
V <sub>HYS</sub>	Hysteresis		0.3	0.8	V
I <sub>Leakage</sub>	Leakage current	0.3 V ≤ V <sub>SDA</sub> ≤ 3.0 V	-1	1	μΑ
.,	Output actuation valtage	I <sub>OL</sub> = 3 mA		0.4	V
V <sub>SAT</sub>	Output saturation voltage	I <sub>OL</sub> = 6 mA		0.6	V
C <sub>SDAIN</sub>	Input line capacitance			10	pF



# 12C INTERFACE SWITCHING CHARACTERISTICS(1) (2)

VBAT = VBATP = 6 V to 18 V,  $T_J$  = -40°C to 150°C (unless otherwise noted) (see Figure 3)

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
SCL Se	erial clock	timing			•	
,	,	O sector to the first transfer of the sector	Standard mode	0	100	kHz
1	f <sub>SCL</sub>	Serial clock frequency	Fast mode	0	400	kHz
_		Held time for non-acted stant	Standard mode	4		μs
2	t <sub>HD, STA</sub>	Hold time for repeated start	Fast mode	0.6		μs
2		Clock law pulse width	Standard mode	4.7		μs
3	$t_{LOW}$	Clock low pulse width	Fast mode	1.3		μs
4		Clock high pulse width	Standard mode	4		μs
4	t <sub>HIGH</sub>	Clock high pulse width	Fast mode	0.6		μs
5	E +	Coturn time for reported atout	Standard mode	4.7		μs
<b>5</b>	t <sub>SU, STA</sub>	Setup time for repeated start	Fast mode	0.6		μs
			Standard mode		1	μs
6	t <sub>r, SCL</sub>	Clock rise time	Fast mode, C <sub>SCL</sub> = 10 pF	21 <sup>(3)</sup>	300	ns
			Fast mode, C <sub>SCL</sub> = 400 pF	60	300	ns
			Standard mode		0.3	μs
7	t <sub>f, SCL</sub>	Clock fall time	Fast mode, C <sub>SCL</sub> = 10 pF	21	300	ns
			Fast mode, C <sub>SCL</sub> = 400 pF	60	300	ns
8	t <sub>SP,SCL</sub>	Clock input noise pulse			50	ns
SDA S	erial comm	unications data line				
9		Serial data setup time	Standard mode	250		ns
ס	t <sub>SU, DAT</sub>	Senai data setup time	Fast mode	100		ns
			Standard mode		1	μs
10	t <sub>r, SDA</sub>	Data rise time	Fast mode, C <sub>SDA</sub> = 10 pF	21	300	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	300	ns
			Standard mode		300	ns
11	t <sub>f, SDA</sub>	Data fall time	Fast mode, C <sub>SDA</sub> = 10 pF	21	300	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	300	ns
12	t <sub>SP,SDA</sub>	SDA input noise pulse			50	ns
			Standard mode		250	ns
13	$t_{fo,SDA}$	SDA output pulse time	Fast mode, C <sub>SDA</sub> = 10 pF	21	250	ns
			Fast mode, C <sub>SDA</sub> = 400 pF	60	250	ns
11		Stop hit getup time	Standard mode	4.0		μs
14	t <sub>SU,STO</sub>	Stop bit setup time	Fast mode	0.6		μs
15	<b>t</b>	Pure free hotwoon stan and start hit	Standard mode	4.7		μs
15	t <sub>BU</sub>	Bus free between stop and start bit	Fast mode	1.3		μs

Capacitance on serial interface pins SCL and SDA are 10 pF  $\geq$  C<sub>SCL</sub>, C<sub>SDA</sub>  $\geq$  400 pF Parameters assured by worst case test program execution in fast mode. The total load capacitance range for SCL and SDA for I2C specification



<u>₩豐梅們PS43331 Q1"供应商</u>




Figure 3. Serial Communication AC Timing (I2C Interface)



# SWITCHING REGULATORS ELECTRICAL CHARACTERISTICS

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to 150°C (unless otherwise noted)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Vo         Regulated output voltage range         1.2         10         V           V <sub>PB1</sub> Feedback voltage input         980         1020         mV           VoToL.         Regulated output voltage tolerance         Io = Io(max) to Io(min), Includes external feedback resistors         5         5         %           V <sub>ISCTH</sub> Short circuit current, voltage threshold <sup>(2)</sup> Io = Io(max), VBAT = 9 V, Includes drop due to V <sub>ISCTH</sub> 400         mV           dV/dt         Output voltage soft-start slew rate <sup>(4)</sup> Step response on regulator enable, I₀ = I₀(max)         10         V/ms           V <sub>P.SC</sub> Overshoot <sup>(5)</sup> I₀ = I <sub>SC</sub> (max), Remove short         5         %           V <sub>P.TR</sub> Load transient response <sup>(5)</sup> I₀ = I <sub>SC</sub> (max), Io(min)         5         %           V <sub>P.TR</sub> Cate drive source current (high side)         Io = Io(max) to Io(min)         5         %           V <sub>P.TR</sub> Gate drive source current (low side)         VGT1 = VGB1 = 6 V, measure time calculate current         500         1020         mA           V <sub>IGST1.SINK</sub> Gate drive source current (low side)         VGT1 = VGB1 = 6 V, measure time calculate current         500         1020         mA           V <sub>IGST1.SINK</sub> Gate drive source current (low side)         VGT1 = VGB1	Switch mode	e regulators (Channel 1)				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Io	Output current		0.4 <sup>(1)</sup>	4.0	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Vo	Regulated output voltage range		1.2	10	V
$V_{\text{DSCTH}}  \text{Short circuit current, voltage threshold}^{(2)}  \text{resistors}  \begin{array}{c} -5 \\ 5 \\ 8 \\ \hline \end{array}$ $V_{\text{DSCTH}}  \text{Short circuit current, voltage threshold}^{(2)}  \text{to} = I_{\text{O}}(\text{max}), VBAT = 9 \text{ V, Includes drop due to} \\ \hline V_{\text{DSCTH}}  \text{Output voltage soft-start slew rate}^{(4)}  \text{Step response on regulator enable, } I_{\text{O}} = I_{\text{O}}(\text{max}) \\ \hline V_{\text{P_SC}}  \text{Overshoot}^{(5)}  \text{Io} = I_{\text{O}}(\text{max}) \\ \hline V_{\text{P_STR}}  \text{Load transient response}^{(5)}  \text{Io} = I_{\text{O}}(\text{max}) \\ \hline I_{\text{O}} = I_{\text{O}}(\text{min}) \text{ to } I_{\text{O}}(\text{max}) \\ \hline I_{\text{O}} = I_{\text{O}}(\text{max}) \\ \hline$	V <sub>FB1</sub>	Feedback voltage input		980	1020	mV
$ \begin{array}{c} V_{DO} & Dropout \ voltage \ ^{(3)} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \ V_{ISCTH} \\ \hline \\ dV/dt & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{P_{-}SC} & Overshoot \ ^{(5)} & I_{O} = I_{SC}(max), \ Remove \ short \ } & 5 \ \% \\ \hline \\ V_{P_{-}TR} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{P_{-}TR} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{P_{-}TR} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{P_{-}TR} & Output \ voltage \ to \ current \ (high \ side) \\ V_{V_{CTI_{-}SINK}} & Output \ source \ current \ (high \ side) \\ V_{V_{CTI_{-}SINK}} & Output \ source \ current \ (high \ side) \\ V_{V_{CSI_{-}SINK}} & Output \ source \ current \ (low \ side) \\ V_{V_{CSI_{-}SINK}} & Output \ current \ (low \ side) \\ V_{V_{CSI_{-}SINK}} & Output \ current \ (low \ side) \\ V_{V_{CSI_{-}SINK}} & Output \ current \ (low \ side) \\ V_{V_{CSI_{-}SINK}} & Output \ current \\ V_{O_{-}} & Regulated \ output \ voltage \ range \\ V_{V_{-}} & Regulated \ output \ voltage \ range \\ V_{V_{-}} & Regulated \ output \ voltage \ tolerance \\ V_{V_{-}} & Regulated \ output \ voltage \ tolerance \\ V_{V_{-}} & Regulated \ output \ voltage \ tolerance \\ V_{V_{-}} & Short \ circuit \ current, \ voltage \ threshold \ ^{(2)} \\ V_{V_{-}} & Duropout \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{V_{-}} & Covershoot \ ^{(5)} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \ V_{V_{-}} \\ V_{V_{-}} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{-} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \ V_{V_{-}} \\ V_{-} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{-} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \ V_{V_{-}} \\ V_{-} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{-} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \ V_{V_{-}} \\ V_{-} & Output \ voltage \ soft-start \ slew \ rate \ ^{(4)} \\ V_{-} & I_{O} = I_{O}(max), \ VBAT = 9 \ V, \ In$	V <sub>OTOL</sub>	Regulated output voltage tolerance		-5	5	%
Viscore   Visc	V <sub>ISCTH</sub>	Short circuit current, voltage threshold (2)		60	120	mV
$ \begin{array}{c} \text{dV/dt} & \text{Output voltage soft-start slew rate}^{(4)} & \text{Step response on regulator enable, } I_{O} = I_{O}(\text{max}) \\ \hline V_{P,SC} & \text{Overshoot}^{(5)} & I_{O} = I_{SC}(\text{max}), \text{ Remove short} \\ \hline V_{P,TR} & \text{Load transient response}^{(5)} & I_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{max}) \\ \hline I_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{max}) \\ \hline I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline V_{CRT_{\perp},SRC} & \text{Gate drive source current (high side)} \\ \hline V_{VGR_{\perp},SRC} & \text{Gate drive source current (low side)} \\ \hline V_{VGBL_{\perp},SRC} & \text{Gate drive source current (low side)} \\ \hline V_{VGBL_{\perp},SRC} & \text{Gate drive source current (low side)} \\ \hline V_{VGBL_{\perp},SRC} & \text{Gate drive sink current (low side)} \\ \hline V_{O} & \text{Gate drive sink current} \\ \hline I_{O} & \text{Output current} \\ \hline V_{O} & \text{Regulated output voltage range} \\ \hline V_{VO} & \text{Regulated output voltage range} \\ \hline V_{VO} & \text{Regulated output voltage range} \\ \hline V_{O} & \text{Regulated output voltage threshold}^{(2)} \\ \hline V_{DO} & \text{Dropout voltage}^{(3)} & \text{I}_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}), \text{ Includes external feedback resistors} \\ \hline V_{P}_{D} & \text{Load transient response}^{(6)} & \text{I}_{O} = I_{O}(\text{max}), \text{ VBAT} = 9 \text{ V}, \text{ Includes drop due to } V_{VSCTH} \\ \hline V_{P}_{D} & \text{Load transient response}^{(6)} & \text{I}_{O} = I_{O}(\text{max}), \text{ Nemove short} \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline V_{P}_{D} & \text{Load transient response}^{(6)} & \text{I}_{O} = I_{O}(\text{max}), \text{ Nemove short} \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline V_{P}_{D} & \text{Load transient response}^{(6)} & \text{I}_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{min}) \\ \hline V_{O} & \text{I}_{O} & \text{I}_{O}(\text{min}) \\ \hline V_{O} & I$	$V_{DO}$	Dropout voltage <sup>(3)</sup>			400	mV
$V_{P.TR}  \text{Load transient response}^{(5)}  \begin{array}{c} I_{O} = I_{O}(\text{min}) \text{ to } I_{O}(\text{max}) \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline \\ I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ \hline$	dV/dt	Output voltage soft-start slew rate (4)	Step response on regulator enable, $I_O = I_O(max)$			
$\begin{array}{c} V_{P\_TR} \\ V_{P$	V <sub>P SC</sub>	Overshoot (5)	$I_O = I_{SC}(max)$ , Remove short		5	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		(5)	$I_O = I_O(min)$ to $I_O(max)$	-5		%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>P_TR</sub>	Load transient response	$I_O = I_O(max)$ to $I_O(min)$		5	%
	I <sub>VGT1_SRC</sub>	Gate drive source current (high side)		210	330	mA
	I <sub>VGT1_SINK</sub>	Gate drive sink current (high side)	VOTA VORA CV management time coloulate comment	500	1020	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Gate drive source current (low side)	VG11 = VGB1 = 6 V, measure time calculate current		135	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>VGB1_SINK</sub>	Gate drive sink current (low side)			1300	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Switch mode	e regulators (Channel 2), SW2EN = 1 (unles	ss otherwise noted)			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	lo	Output current		0.4 <sup>(1)</sup>	4.0	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Vo	Regulated output voltage range		1.2	10	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>FB1</sub>	Feedback voltage input		980	1020	mV
$\begin{array}{c} V_{DO} & Dropout \ voltage^{(3)} & I_O = I_O(max), \ VBAT = 9 \ V, \ Includes \ drop \ due \ to \\ V_{ISCTH} & Output \ voltage \ soft-start \ slew \ rate^{(4)} & Step \ response \ on \ regulator \ enable, \ I_O = I_O(max) & 10 \ V/ms \\ \hline V_{P\_SC} & Overshoot^{(5)} & I_O = I_{SC}(max), \ Remove \ short & 5 \ \% \\ \hline V_{P\_TR} & Load \ transient \ response^{(5)} & I_O = I_O(min) \ to \ I_O(max) & -5 \ \% \\ \hline I_O = I_O(max) \ to \ I_O(min) & 5 \ \% \\ \hline I_{O} = I_O(max) \ to \ I_O(min) & 5 \ \% \\ \hline I_{VGT2\_SRC} & Gate \ drive \ source \ current \ (High \ side) & VGT1 = VGB1 = 6V, \ measure \ time \ calculate \ current \\ \hline I_{VGB2\_SRC} & Gate \ drive \ source \ current \ (Low \ side) & 90 \ 135 \ mA \\ \hline \end{array}$	V <sub>OTOL</sub>	Regulated output voltage tolerance	0 0( )	-5	5	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VI <sub>SCTH</sub>	Short circuit current, voltage threshold (2)		60	120	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{DO}$	Dropout voltage <sup>(3)</sup>	$I_O = I_O(max)$ , VBAT = 9 V, Includes drop due to $V_{ISCTH}$		400	mV
$V_{P\_TR} \qquad \text{Load transient response}^{(5)} \qquad \frac{I_O = I_O(\text{min}) \text{ to } I_O(\text{max})}{I_O = I_O(\text{min})} \qquad \frac{-5}{5} \qquad \frac{\%}{\%}$ $I_{VGT2\_SRC} \qquad \text{Gate drive source current (High side)}$ $I_{VGT2\_SINK} \qquad \text{Gate drive sink current (High side)}$ $I_{VGB2\_SRC} \qquad \text{Gate drive source current (Low side)}$ $VGT1 = VGB1 = 6V, \text{ measure time calculate current}$ $VGT1 = VGB1 = 6V, \text{ measure time calculate current}$	dV/dt	Output voltage soft-start slew rate (4)	Step response on regulator enable, $I_O = I_O(max)$		10	V/ms
$V_{P\_TR} = \begin{array}{c} \text{Load transient response}^{OS} & I_{O} = I_{O}(\text{max}) \text{ to } I_{O}(\text{min}) \\ I_{VGT2\_SRC} = \begin{array}{c} \text{Gate drive source current (High side)} \\ I_{VGT2\_SINK} = \begin{array}{c} \text{Gate drive sink current (High side)} \\ I_{VGB2\_SRC} = \begin{array}{c} \text{Gate drive source current (Low side)} \\ \end{array} \\ VGT1 = VGB1 = 6V, \text{ measure time calculate current} \\ \end{array} \\ \begin{array}{c} \text{500}  \text{1020}  \text{mA} \\ \text{90}  \text{135}  \text{mA} \\ \end{array}$	V <sub>P_SC</sub>	Overshoot <sup>(5)</sup>	$I_O = I_{SC}(max)$ , Remove short		5	%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V	Load transient response (5)	$I_O = I_O(min)$ to $I_O(max)$	-5		%
I <sub>VGT2_SINK</sub> Gate drive sink current (High side)       I <sub>VGB2_SRC</sub> Gate drive source current (Low side)         VGT1 = VGB1 = 6V, measure time calculate current       90     135       mA	V <sub>P_TR</sub>	Load transient response	$I_O = I_O(max)$ to $I_O(min)$		5	%
VGT1 = VGB1 = 6V, measure time calculate current  VGT1 = VGB1 = 6V, measure time calculate current  90 135 mA	I <sub>VGT2_SRC</sub>	Gate drive source current (High side)		210	330	mA
l <sub>VGB2_SRC</sub> Gate drive source current (Low side) VGT1 = VGB1 = 6V, measure time calculate current 90 135 mA	I <sub>VGT2_SINK</sub>	Gate drive sink current (High side)	VCT1 - VCP1 - 6V magging time enlaying	500	1020	mA
I <sub>VGB2_SINK</sub> Gate drive sink current (Low side) 440 1300 mA	_	Gate drive source current (Low side)	vgi i = vgb i = ov, measure time calculate current	90	135	mA
	I <sub>VGB2_SINK</sub>	Gate drive sink current (Low side)		440	1300	mA

- MIN based on 10% of MAX current shown. For MAX lower currents  $I_{0}$  MIN will be 10% of the lower MAX current.
- (2) The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The IC is not damaged by a hard short to ground.
- Lower VBAT until the output drops to 0.1 V. Measure VBAT  $V_O$ . Design information- Not tested. Specified by CSLEW current and bench characterization.
- (5) Design information Not tested

SLVSA38-DECEMBER 2009

<u>₩豐梅們PS43331-Q1"供应商</u>

VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to 150°C (unless otherwise noted)

**SWITCHING REGULATORS SWITCHING CHARACTERISTICS** 

NO.		PARAMETER	PARAMETER TEST CONDITIONS		MAX	UNIT
1	f <sub>SW</sub>	Nominal operating frequency		165		kHz
1	f <sub>SWTOL</sub>	Operating frequency tolerance		-15	15	%
1	f <sub>SYN CH</sub>	Synch frequency range nominal		225	400	kHz
1	D <sub>SYN CH</sub>	Synch input duty ratio		40	60	%
2	t <sub>r</sub>	Gate drive transition time, rising	$VGTx = VGB \times 6 V$ , $C_{VGBx} = 100 nF$		500 <sup>(1)</sup>	ns
3	t <sub>f</sub>	Gate drive transition time, falling	$VGTx = VGB \times 6 V$ , $C_{VGBx} = 100 nF$		100 <sup>(1)</sup>	ns
4	$t_{DS}$	Synchronous switch on delay		20	100(2)	ns
5	t <sub>dt</sub>	Top switch on delay		20	100	ns
	t <sub>dc</sub>	Minimum on time		3.5 <sup>(3)</sup>	98.2 <sup>(4)</sup>	%

- Switching times will vary for different external FET.
- Delay time is intended to guard against shoot-through losses and will be dependent upon the switch transition times. Measurements are done at either threshold values or 50% as shown below.
- $$\begin{split} &D_{on(min)} = \left(1.2~\text{V}\times\left(1-t_{ol}\right)\right)/~V_{ov(max)} = \left(1.2~\text{V}\times0.95\right)/~33~\text{V}.\\ &\text{Min refresh time of 220 ns every five periods at 440 kHz}. \end{split}$$




Figure 4. Switching Regulators Timing



# STANDBY REGULATOR (VSTBY) ELECTRICAL CHARACTERISTICS

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V,  $T_J$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Outrot summed	Active mode	5	300	A
I <sub>O</sub>	Output current	Standby mode	0.05	300	mA
Vo	Regulated output voltage range	$V_{STBYS} = (V_O + V_{DO})$ to 18 V, $I_O = I_O(max)^{(1)}$ to $I_O(min)$ , $T_A = -40$ °C to 50°C, $V_{STBYS} = 18$ V to 26.5 V, $I_O = I_O(max)^{(2)}$ to $I_O(min)$	1.2	3.6	V
V <sub>STBYS</sub>	Feedback input voltage for standby regulator		980	1020	mV
$V_{STBY}$		$I_O=I_O(max)$ to $I_O(min),\ V_O+V_{DO}< V_{STBYS}<18\ V,$ 1% nominal (3% worse case) tolerance resistors , $I_O=I_O(max)$ to $I_O(min),\ V_{INSB}=18\ V$ to 26.5 V	-5	5	%
		$I_{O} = I_{O}(max)$ , 18 V < $V_{INSB}$ < 26.5V		8	
LR	Load regulation	$I_O = I_O(max)$ to $I_O(min)$	-4	0	%
SR	Line regulation	$I_O = I_O(max)$ , $V_O + V_{DO} < V_{STBYS} < 18 V$	-4	4	%
I <sub>SC</sub>	Short circuit current limit	$V_{STBY} = 0 V^{(3)}$	310	1400	mA
$V_{DO}$	Dropout voltage (4)	$I_0 = 300 \text{ mA}$		1200	mV
$V_{LVRTH}$	Low-voltage reset threshold	Lower V <sub>O</sub> until goes low	900	950	mV
T <sub>SD</sub>	Thermal shutdown (5)		150	210	С
T <sub>HYS</sub>	Hysteresis		5	15	С
ΔV/ΔΤ	Output voltage slew rate <sup>(6)</sup>	Step response on regulator, $I_O = I_O(min)$		10	V/mS
V <sub>OP_SC</sub>	Overshoot <sup>(5)</sup>	$I_{O} = I_{SC}(min)$ , Remove short		5	%
		Active mode, VSTBY = 1.2 V, $C_{VSTBY}$ = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $IO(min)$ to $I_O(max)$ , $I_O$ = $I_O(max)$ to $I_O(min)$	-6	6	
V	Load transient response	Active mode, VSTBY = 3.6 V, $C_{VSTBY}$ = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O$ (min) to $I_O$ (max), $I_O$ = $I_O$ (max) to $I_O$ (min)	-6	6	%
$V_{P\_TR}$	(5)	Standby mode, VSTBY = 1.2 V, $C_{VSTBY}$ = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = -100 mA to $I_O(max)$ , $I_O$ = $I_O(max)$ to -100mA	-6	6	/0
		Standby mode, VSTBY = 3.6 V, $C_{VSTBY}$ = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = -100 mA to $I_O(max)$ , $I_O$ = $I_O(max)$ to -100 mA	-6	6	
V	Power supply rejection	$I_O = 0.5 \times I_O(max)$ , $f_o = 120$ Hz to 10 kHz, $V_{STBYS} = 14$ Vdc and 1 Vac (p-p)	50		dB
$V_{PRSS}$	ratio <sup>(5)</sup>	$I_O = 0.5 \times I_O(max)$ , $f_o = 20$ to 20 kHz, $V_{STBYS} = 14$ Vdc and 1 Vac (p-p)	45		ub
V	Output noise	100-kHz low-pass filter, fo = 20 Hz to 100 kHz, I <sub>VSTBY</sub> = -5mA		400	uV
$V_N$	Output noise	100-kHz low-pass filter, fo = 20 Hz to 20 kHz, I <sub>VSTBY</sub> = -5mA		200	uv
t <sub>tr</sub>	Output voltage transient response	$I_O = I_O(min)$ to $I_O(max)$ , $C_O(max)$		40	μs
СО	Output capacitance	$C_O(nom) = 1.0 \mu\text{F},  16 \text{V}$	0.53	1.15	μF
R <sub>ESR</sub>	Output capacitance ESR	f = 1 kHz, T <sub>A</sub> = 125°C		8.75	Ω
		f = 1 kHz, T <sub>A</sub> = -40°C		1	
DF	Output capacitor dissipation factor	f = 1 kHz, T <sub>A</sub> = 25°C		3.5	%
	a.ss.pation lactor	f = 1 kHz, T <sub>A</sub> = 125°C		5.5	

<sup>(1)</sup> This nomenclature is meant to agree with the convention that current flow into the pin is a positive .Therefore lo(max) is a smaller magnitude current and lo(min) is larger magnitude current throughout the parametric tables

<sup>(2)</sup> Design information- Not tested, parameter assured by characterization.

<sup>(3)</sup> The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The IC is not damaged by a hard short to ground.

<sup>(4)</sup> Lower VBAT until the output drops to 0.1 V. Measure VBAT –  $V_0$ .

<sup>(5)</sup> Design information – Not tested

<sup>(6)</sup> Design information- Not tested. Specified by CSLEW current and bench characterization.



<u>₩營持<sup>®™</sup>PS43331 Q1"供应商</u>

SLVSA38-DECEMBER 2009

# LINEAR REGULATOR (VLR) ELECTRICAL CHARACTERISTICS

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V, T<sub>J</sub> = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
I <sub>O</sub>	Output current		5	650	mA
V <sub>O</sub>	Regulated output voltage range	VINLR = $(V_O + V_{DO})$ to 18 V, $I_O = I_O(max)$ to $I_O(min)$ , $T_A = -40^{\circ}C$ to 50°C, VINLR = 18 V to 26.5 V, $I_O = I_O(max)$ to $I_O(min)$	1.2	8.5	٧
V <sub>LRS</sub>	Feedback input voltage		980	1020	mV
$V_{LR}$	Output voltage tolerance	$I_O = I_O(\text{max})$ to $I_O(\text{min})$ , $V_O + V_{DO} < \text{VINLR} < 18 \text{ V}$ , 1% nominal (3% worse case) tolerance resistors	-5	5	%
		$I_O = I_O(max)$ to $I_O(min)$ , VINLR = 18V to 26.5V		8	
LR	Load regulation	$I_O = I_O(max)$ to $I_O(min)$	-4	1	%
SR	Line regulation	$I_O = I_O(max)$ , $V_O + V_{DO} < VINLR < 18 V$	-4	4	%
SK	Line regulation	$I_0 = I_0(max)$ , 18 V < VINLR < 26.5 V	-4.0	4	70
I <sub>SC</sub>	Short circuit current limit	$V_{LR} = 0 V^{(1)}$	0.7	2.7	Α
V	Dropout voltage <sup>(2)</sup>	$I_0 = -200 \text{mA}$		400	mV
$V_{DO}$	Diopout voltage .	$I_{O} = -600 \text{mA}$		1.7	<b>V</b>
$T_{SD}$	Thermal shutdown (3)		150	210	°C
T <sub>HYS</sub>	Hysteresis		5	15	°C
$V_{OP\_SC}$	Overshoot	$I_{O} = I_{SC}(min)$ , Remove short		5	%
V	Load transient	VLR =1.2V, CVLR = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O(min)$ to $I_O(max)$ , $I_O$ = $I_O(max)$ to $I_O(min)$	-6	6	%
$V_{P\_TR}$	response (3)	VLR = 8.5 V, $C_{VLR}$ = 1.0 $\mu$ F, $\Delta t$ = 10 $\mu$ s, $I_O$ = $I_O(min)$ to $I_O(max)$ , $I_O$ = $I_O(max)$ to $I_O(min)$	-6	6	/0 
V	Power supply rejection	$I_0 = 0.5 \times I_0(max)$ , $f_0 = 120 \text{ Hz}$ to 10 kHz, VINLR = 14 Vdc and 1 Vac (p-p)	50		dB
$V_{PRSS}$	ratio <sup>(3)</sup>	$I_O = 0.5 \times I_O(\text{max})$ , $f_o = 20$ Hz to 20 kHz, VINLR = 14 Vdc and 1 Vac (p-p)	45		uБ
V	Output noise <sup>(3)</sup>	100-kHz low-pass filter, $f_0 = 20$ Hz to 100 kHz, $I_{VLR} = -5$ mA		400	uV
$V_N$	Output hoise	Weighted filter, f <sub>0</sub> = 20 Hz to 20 kHz, I <sub>VLR</sub> = -5 mA		200	uv
t <sub>tr</sub>	Output voltage transient response (3)	$I_O = I_O(min)$ to $I_O(max)$ , $C_O(max)$		40	μs
Co	Output capacitance (3)	C <sub>O</sub> (nom) = 1.0 μF, 16 V	0.53	1.15	μF
R <sub>ESR</sub>	Output capacitance ESR <sup>(3)</sup>	f = 1 kHz, T <sub>A</sub> = 125°C		8.75	Ω
		f = 1 kHz, T <sub>A</sub> = -40°C		1	
DF	Output capacitor dissipation factor (3)	f = 1 kHz, T <sub>A</sub> = 25°C		3.5	%
	alsolpation radio	f = 1 kHz, T <sub>A</sub> = 125°C		5.5	İ

<sup>(1)</sup> The output remains stable using soft-start conditions when the output drops from regulation to 0 V. The IC is not damaged by a hard short to ground.

# LINEAR REGULATOR SWITCHING CHARACTERISTICS

VINLR = 3 V to 18 V, VBAT = VBATP = 6 V to 18 V,  $T_J = -40^{\circ}$ C to 150°C (unless otherwise noted) (see Figure 5)

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
1	t <sub>don</sub>	Turn-on delay			15	μs
2	t <sub>doff</sub>	Turn-off delay			15	μs
3	t <sub>dovsd</sub>	Delay timer over-voltage shutdown			200	μs
4	t <sub>drovsd</sub>	Delay timer return from over-voltage shutdown			200	μs

Lower VBAT until the output drops to 0.1 V. Measure VBAT – V<sub>O</sub>.

Design information - Not tested




Figure 5. Linear Regulator Timing



<u>₩豐梅們PS43331 Q1"供应商</u>

### SLVSA38-DECEMBER 2009

# HIGH-SIDE DRIVER (HSD) ELECTRICAL CHARACTERISTICS

VBAT = VBATP = 6 V to 18 V, HSD1EN = 1,  $T_J$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{SAT}$	HSD output saturation voltage	I <sub>HSD</sub> = -300 mA		0.6	V
		$I_{HSD} = -450 \text{ mA}, t = 0.5 \text{ s}$		1.2	V
I <sub>LKG</sub>	Leakage current	HSD1EN = 0, HSD = 0 V	-5	5	μΑ
		HSD1EN = 0, $R_{HSD}$ = 20 $\Omega$ to -1 $V$	-100		μΑ
		HSD1EN = 0, VBAT = HSD	-100	100	μΑ
		HSD1EN = 0, VBAT = HSD = 34 V	-100	100	μΑ
		VBAT = open, C <sub>VBAT</sub> = 1 mF, HSD = 18 V	0	10	mΑ
		GND = open, $R_{HSD}$ = 20 $\Omega$ to -1 $V$		<sup>(1)</sup> 15	mA
I <sub>STG</sub>	High-side short circuit current	HSD = 0 V	0.310	1.4	Α
		HSD = VBAT	-2	2 <sup>(2)</sup>	mA
$T_{SD}$	HSD thermal shutdown (3)	I <sub>HSD</sub> = -100 μA	150	190	٥C
T <sub>HYS</sub>	Hysteresis		5	15	٥C

- The condition does not damage the IC or any external components connected to the IC.
- The limits are based on characterization. This condition does not damage the IC and or any external components connected to the IC.
- Design information Not tested

# HIGH-SIDE DRIVER (HSD) SWITCHING CHARACTERISTICS

VBAT = VBATP = 6 V to 18 V, HSD1EN = 1,  $T_J$  = -40°C to 150°C (unless otherwise noted) (see FIGURE)

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
1	t <sub>don</sub>	Turn-on delay <sup>(1)</sup>		0	15	μs
2	t <sub>doff</sub>	Turn-off delay	R <sub>HSD</sub> = 180 Ω	0	200	μs
3	t <sub>r</sub>	Rise time, 10% to 90%		25	75	μs
4	t <sub>dovsd</sub>	Delay timer over-voltage shutdown		0	200	μs
5	t <sub>drovsd</sub>	Delay timer return from over-voltage shutdown		0	200	μs

### (1) Design information - Not tested





Figure 6. HSD Timing



# **DEVICE INFORMATION**

### DAP PACKAGE (TOP VIEW)



# **TERMINAL FUNCTIONS**

NAME	NO.	I/O	DEFAULT STATE	DESCRIPTION
AGND	1	Ground	-	Analog ground reference
VSTBYS	2	I	-	Voltage feedback for standby regulator
VSTBY	3	0	-	Regulated output, for standby and normal mode
VINSB	4	Power	-	Power input for standby regulator
CSLEW	5	0	Low	Capacitor to control VSTBY slew rate
VCP	6	I	-	Storage capacitor for charge pump
VLRS	7	I	-	Voltage feedback for switched linear regulator
VINLR	8	Power	-	Input power for switched linear regulator
VLR	9	0	-	Linear regulator output, switched using serial interface
EN	10	I	Low	Input command for active mode
SDA	11	I/O	-	Serial bidirectional data line for I2C
SCL	12	I	-	Serial clock input for synchronization of data communications for I2C
SYNCH	13	I	Low	External clock input for synchronization of switching frequency for SMPS
LVWIN	14	I	-	Low-voltage warning input
VBATW	15	0	Open	Battery voltage warning output
VBAT	16	Power	-	Input power for high side driver switch
HSD	17	0	-	High side driver output
PGDLY	18	I	-	Power good delay capacitor input for VSTBY regulator
RST	19	0	Low	Low-voltage reset indicator for VSTBY (active low)
I2CID	20	I	Low	Chip Identifier for I2C
VBATP	21	Power	-	Battery voltage input for IC with external protection for reverse connections
VGB2	22	0	Low	Low side gate drive output for channel 2 (synchronous switch)
PH2	23	I	-	Phase reference for bootstrap drive channel 2
VGT2	24	0	Low	High side gate drive output for channel 2 (synchronous switch)
CBS2	25	I	-	Bootstrap capacitor for high side gate drive channel 2
VCMP2	26	I	-	Compensation feedback for channel 2
VFB2	27	I	-	Regulated output voltage feedback for channel 2
ISLO2	28	I	-	Low side of output current sense, channel 2
ISHI2	29	I	-	High side of output current sense, channel 2
PGND	30	Ground	-	Power ground, switching regulator ground reference

<u>₩豐梅們PS43331 Q1"供应商</u>

# **TERMINAL FUNCTIONS (continued)**

NAME	NO.	I/O	DEFAULT STATE	DESCRIPTION
ISHI1	31	I	-	High side of output current sense, channel 1
ISLO1	32	I	-	Low side of output current sense, channel 1
VFB1	33	I	-	Regulated output voltage feedback for channel 1
VCMP1	34	I	-	Compensation feedback for channel 1
CBS1	35	I	-	Bootstrap capacitor for high side gate drive channel 1
VGT1	36	0	Low	High side gate drive output for channel 1 (synchronous switch)
PH1	37	I	-	Phase reference for bootstrap drive channel 1
VGB1	38	0	Low	Low side gate drive output for channel 1 (synchronous switch)

# **Typical Application Schematic**




Figure 7. Typical Application Schematic



# **Operating Mode Definition**

Figure 8 shows the operating modes of the TPS43331.





Figure 8. Operating Modes



# TYPICAL CHARACTERISTICS



# INTERNAL FIXED SWITCHING FREQUENCY







Figure 10.













Figure 13.






Figure 15.



Figure 14.






Figure 16.



# VSTBY DROPOUT VOLTAGE








Figure 18. High-Side Driver (HSD) Output Power Down Delay From I2C Bit Disable,  $\Delta t$  = 43  $\mu s$ 

Figure 19. High-Side Driver (HSD) Output Power ON Delay From I2C Bit Enable,  $\Delta t$  = 47  $\mu s$ 






Figure 20. High-Side Driver (HSD) Output Turn ON Delay From I2C Bit Enable,  $\Delta t$  = 7.6  $\mu s$ 

Figure 21. Load Step on VBUCK 1 From 0 A to 2 A, V<sub>OUT1</sub> Droop = 150 mV




Figure 22. Load Step on VBUCK 1 From 2 A to 0 A, V<sub>OUT1</sub> Overshoot = 148 mV

Figure 23. Load Step on VBUCK 2 From 0 A to 1.3 A,  $V_{OUT1}$  Droop = 102 mV






Figure 24. VBUCK 1 and VBUCK 2 Switching 180° Out of Phase

Figure 25. VBUCK 1 Turn ON Delay From Enable Going High,  $\Delta t$  = 200  $\mu s$ 




Figure 26. VBUCK 1 Power ON Delay From Enable Going High,  $\Delta t$  = 2.8 ms (I\_Load = 1.3 A)




Figure 27. VBUCK 2 Turn ON Delay From I2C Enable Bit Going High,  $\Delta t$  = 164  $\mu s$ 






Figure 28. VBUCK 2 Turn OFF Delay From I2C Enable Bit Going Low,  $\Delta t$  = 7.2  $\mu s$ 

Figure 29. VBUCK 2 Power ON Delay From I2C Enable Bit Going High,  $\Delta t$  = 2.24 ms




Figure 30. Linear Regulator (VLR) Turn ON Delay From I2C Enable Bit Going High,  $\Delta t$  = 12  $\mu s$ 

Figure 31. Linear Regulator (VLR) Power ON Delay From I2C Enable Bit Going High,  $\Delta t$  = 61.2  $\mu s$ 

www.持60mps43331 Q1"供应商




Figure 32. Linear Regulator (VLR) Turn OFF Delay From I2C Enable Bit Going Low,  $\Delta t$  = 6.4  $\mu s$ 



### **DEVICE INFORMATION**

### Overview

The TPS43331 is a combination of two switched mode synchronous step down controllers and two linearly regulated power supplies. There is also a protected high side output, controlled by a discrete input to switch auxiliary input power to other devices in the system. The standby regulator VSTBY is enabled once the input power from the protected terminal of the battery supply is available to the device. The standby regulator consumes less than 75  $\mu$ A with less than 100  $\mu$ A of load current on the regulated output terminal (VSTBY). In this condition the device is operating in the low power mode and current consumption from the input voltage source is minimized. The standby regulator on initial power up has a soft start function (CSLEW); the voltage ramp on the CSLEW is used to control the output voltage ramp rate of the standby regulator.

The second linearly regulated supply will be controlled through the serial communications. A digital bit assigned in a register controls if the VLR output is enabled (bit = 1) or disabled (bit = 0). This regulator is powered from either protected battery input or regulated voltage source. Both linearly regulated supplies can be programmed to a specified output voltage range based on feedback threshold setting on their respective sense terminals (VSTBYS and VLRS).

The two switch-mode synchronous step down controllers are configured to drive external NMOS power switches, and control the energy in the inductor by limiting the current using a resistor current sense feedback. The output voltage is regulated using external resistor feedback network. The regulated output voltage can be programmed to a specified range using different feedback thresholds at the VFB(x) terminal. The switch mode step down controller channel 1 is enabled when the active mode terminal EN is set high (logic 1). The second switch mode controller channel 2 is activated using the serial communications interface. Both switch mode configuration have dead time implementation to prevent simultaneous conduction during the switching phase. This is achieved by monitoring the voltage on the phase node to control gate drive sequencing. To minimize ripple current on the input line the two buck regulators are switched 180° out of phase. In addition, the SYNCH pin can be used to alter the switching frequency of both regulators and synchronize it to an external clock operating between 150 kHz and 400 kHz. Although the switching is now synchronous with the external clock, both regulators always operate 180° out of phase with respect to each other. During initial power up the switch mode regulator has a soft start function based on the internal oscillator and independent of the external clock signal on the synchronization input (SYNCH).

The high side switch output is powered from battery and has internal reverse blocking to prevent conduction when the power input line is bias negative with respect to high side driver output terminal. This output is current limited in the event of a short to ground condition. The output is controlled through serial communications, a single bit setting with the default being output OFF state.

The voltage supervisor circuitry monitors the standby voltage output and activates the reset line (pulls RST low) if the regulated output voltage is below low voltage threshold. There is a power good delay timer function (PGDLY) which allows the output voltage to stabilize before the RST line is de-asserted. This delay time can be programmed externally using a capacitor. The second voltage supervisor monitors the scaled value of the input voltage source sensed on the LVWIN terminal. If the voltage sensed at this node is below the internal threshold setting, the voltage warning output terminal (VBATW) is pulled low. Alternatively if the VBAT input is above an over-voltage set point (27V to 31V), the outputs are disabled and voltage warning output terminal (VBATW) is pulled low.

The serial communications is using the inter-IC communications (I2C) interface bus. The maximum frequency of operation is 400-kbaud, and a chip identifier terminal (I2CID) sets the address for communications.

Thermal sensing and protection is implemented for both the linear regulators and the high side driver outputs. Thermal shutdown on any one output will NOT directly disable any other output circuitry.

### **Detailed Description**

# **Unregulated Battery Input Voltage (VBAT)**

This input terminal will have an external input filter and voltage suppression above 40V for protection. The input is used to provide the operating voltage for the high side driver output, and used for sensing over voltage condition in the system. The over voltage detection circuitry has hysteresis for noise rejection.



**\*\*室街\*\*\*PS43331 Q1"供应商** 

SLVSA38-DECEMBER 2009

# Protected Unregulated Battery Input Voltage (VBATP)

This terminal provides the power source for internal circuitry to bias band-gap reference, oscillator and other circuitry in the device. The voltage on this terminal is used to sense for system under-voltage condition.

### Low-Voltage Warning Input (LVWIN)

This input is used to detect low voltage condition. The input voltage source is scaled using external resistor network (programmable) to set the threshold for detection of low voltage condition. Once the input voltage is below the set threshold the low voltage warning output terminal is pulled low (VBATW).

# **Voltage Warning Output (VBATW)**

This is an open drain output which is pulled up to supply with an external resistor. This output is asserted low when either of the following conditions is satisfied.

- Detection of low-voltage condition
- Detection of over-voltage condition

If the fault condition is removed the VBATW output is de-asserted (output goes high).

# Low-Voltage Reset (RST)

This output indicates if there is a low voltage on the standby regulator output (VSTBY). The output is de-asserted once the standby regulator achieves proper regulation and after the power delay timer has expired. This low voltage reset circuitry is functional for voltages above 0.5V on the standby regulator output terminal. Additionally the low voltage reset output will remain low if the standby regulator input voltage is in the under-voltage lock out mode.

# **Power-Good Delay Timer Input (PGDLY)**

The capacitor on this terminal programs power good delay timer function. A current source on this pin charges an external capacitor once the standby regulator achieves proper regulation. Once the voltage on the capacitor exceeds the internal threshold the internal comparator will de-assert the reset output line. The external capacitor is discharged (reset) once the RST output is de-asserted, and so any subsequent power up sequence will start from zero time for the power good delay. The power good delay is not initiated as a result of external device asserting the reset output terminal.

### **Active Mode Enable Input (EN)**

This input pin commands different modes of operation. When asserted low the device will enter low quiescent standby mode, with only the standby regulator ON. Once the input is asserted high the device is in active mode and regulator output control is achieved by discrete inputs and serial communications. The input is TTL-compatible with hysteresis for noise rejection. There is an internal pull down to guarantee a default state of standby mode.

# **Slew Rate Control Capacitor Input (CSLEW)**

This pin provides the soft-start function for an internal reference used by the standby linear voltage regulator. An internal current source will charge an external capacitor to produce a linear voltage ramp at start up for the internal reference. This will be used to limit the slew rate of the output voltage of the standby regulator. An internal low side switch is used to discharge the capacitor in accordance will the operating mode requirements for slew rate control.

Soft start time must be greater than dtss >  $2\pi$  (LC)<sup>1/2</sup>

C = dt\*I/dv, where dv = 1.2 V and I = 1.6  $\mu$ A to 2.4  $\mu$ A range, dt >  $2\pi$  (LC)<sup>1/2</sup>

### Charge Pump Capacitor Input (VCP)

This pin has an external capacitor to provide storage for an internal charge pump.

# **Power Ground (PGND)**

This pin is the power ground reference for the device. All switching nodes are referenced to this ground.

Copyright © 2009, Texas Instruments Incorporated



### **Analog Ground Reference (AGND)**

This pin is reference ground for ALL non-power and non-switch-mode related ground termination inside the device.

### Inter-IC Communications Interface (I2CID)

The serial communications interface is a 7-bit address for controlling the switch mode controller 2 (VBUCK 2), linear regulator (VLR) and high side driver output (HSD). There are two lines SCL and SDA to control the communications between the master and the slave. An I2CID terminal is used to address the IC in a system where multiple IC's may be implemented. The SDA terminal has an internal FET switch to pull the SDA low as an acknowledgement signal back to the main controller. An active high allows access to the register.

# **Clock Input (SCL)**

This is an input pin for a clock signal input from the master control. The clock signal is used to synchronize the data communications between the master device and the slave (TPS43331). The input signal will be TTL-compatible with hysteresis for noise rejection.

### Data Line (SDA)

The pin is a data line communications between the master and slave device. The input signal is TTL-compatible with hysteresis for noise rejection. An internal pull down driver will provide an acknowledgement signal back to the master controller.

# Interface Chip Identifier (I2CID)

The pin is used as a chip identification input for the I2C interface between the master and the slave device. The input signal is TTL-compatible with hysteresis for noise rejection. The state of the input signal is reflected in the I2C chip address byte 0. The value of the signal on this terminal is latched on a POR condition. A low leakage internal pull-down is implemented to ensure the default state is zero.

The IC requires a three-byte access from the microcontroller (Chip address, Register address and data)

### **Register Definition for I2C**

### Chip Address Byte

The IC supports two addresses by using bit 4 of the chip address byte and the I2CID input. The state of the I2CID input pin is read into bit 3 of the chip address byte (indicated by X in the frame above).

The valid chip addresses for writing to this IC is a \$0001000 (0x08) and \$0001100 (0x0C), since the LSB of the chip address byte is a read/write bit, these two addresses translate into hex values of 0x10 and 0x18 respectively.

Frame format requires two-byte access from the master controller.

- · The first byte contains the address information
- The second byte contains the data information

### **Table 1. Frame Format**

			Chip	addr	ess B	yte 0				Register Address						Data Byte 0												
S	0	0	0	1	Х	0	0	0	Α	0	0	0	0	0	0	0	1	Α	7	6	5	4	3	2	1	0	Α	Р
	MSB							LSB																				

The data format/transfer will be the following order:

MSB first to LSB last; Bit 7 of each byte is the MSB. Bit 0 of each byte is the LSB.

Bit 0 (LSB) in the address byte defines the read/write bit; a value of 0 indicates a data write.

The bit marked "X" in the address byte indicates the state of the I2CID input.


Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

# <u>₩營持<sup>®™</sup>PS43331 Q1"供应商</u>

Transmission format:

- 1. The data transfer begins with a start signal (S), where the SDA transitions from high to low while SCL is high (see Figure 33)
- 2. After 8 bits are transmitted and detected the IC (TPS43331) will send an acknowledge pulse (A) to the master.
- 3. After each successive writes of 8 bits, the IC sends an acknowledge pulse to the master
- 4. The message communications is completed (stop condition P) when SDA transitions from low to high while SCL is high.



Note: Bit #8 is used for read or write options, with

Bit 8 = 1 is read Bit 8 = 0 is write

Figure 33. I2C Communications

If a transfer is interrupted by a stop condition, the partial byte transmission shall not be latched. Only the prior messages transmitted and acknowledged are latched.

Table 2. Data register bit field definition

Bit	7	6	5	4	3	2	1	0
Definition	X	X	X	X	X	SW2EN	LREN	HSDEN
Default	0	0	0	0	0	0	0	0

Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated

www.ti.com

SW2EN default state = 0, switcher 2 is OFF (disabled)

SW2EN = 1, switcher 2 ON (enabled)

LREN default state = 0, the switched linear regulator (VLR) is OFF

LREN = 1, the switched linear regulator (VLR) is ON

HSDEN default state = 0, the high side switch is OFF

HSDEN = 1, the high side switch is ON

### **Switch Mode Regulators**

There are two switch-mode controllers when configured with external power switches form the buck (step-down) regulators. One switch-mode regulator is controlled by an enable input control (EN) and the second is controlled by a bit using the serial communications interface.

Short-circuit detection is achieved by current sensed through an external sense resistor in series with the inductor. The current limit is applied on a cycle-by cycle basis. Once over-current is detected the output is disabled for the remainder of the cycle, and is enabled on the next clock edge.

### **Upper FET Gate Drive Outputs (VGT1 and VGT2)**

These outputs are the gate drive signals for the external high side FETs for each switch-mode controller.

The output voltage is clamped to prevent excessive gate drive voltage to the external MOS devices. These outputs are a push-pull configuration and are current limited for charging a capacitive load.

### Lower FET gate driver outputs (VGB1 and VGB2)

These outputs are the gate drive signals for the external low side FETs for each switch-mode controller. The switching signal is 180 degrees out of phase with the upper gate drive signals for each controller. The lower gate drive controls the FET for synchronous switching. These output signals are clamped to prevent excessive gate voltage to the external MOS devices. These outputs are a push-pull configuration and are current limited for charging a capacitive load.

### Bootstrap capacitor input (CBS1 and CBS2)

These terminals are the bootstrap capacitor inputs for switcher 1 and switcher 2 respectively. These capacitors act as the voltage supply for the upper gate drive circuitry. The capacitors are re-charged on every low side synchronous switching action. In the case of 100% duty cycle for the upper FET, the device will automatically reduce the duty cycle to approximately 95% on every fifth cycle to allow these capacitors to re-charge.

# Phase Reference for High-Side Bootstrap Supply (PH1 and PH2)

These terminals provide a floating voltage reference for the high-side FET gate drive circuitry for switcher 1 and switcher 2 respectively. These nodes are used to monitor the status of the upper external FETs, and allow switching of the lower external FETs without shorting the supply.

### **Current Sense High-Side (ISHI1 and ISHI2)**

These are the high-side current sense resistor node inputs for switcher 1 and switcher 2 respectively. The common mode range of the combined high-side and low-side current sense inputs supports the entire output voltage range.

# Current Sense Low-Side (ISLO1 and ISLO2)

These are the low-side current sense resistor node inputs for switcher 1 and switcher 2 respectively. The common mode range of the combined high-side and low-side current sense inputs supports the entire output voltage range.

**₩豐街<sup>®</sup>門PS43331 Q1"供应商** 

SLVSA38-DECEMBER 2009

# Regulated Output Sense Voltage Feedback (VFB1 and VFB2)

These are the input pins for the voltage output feedback signals for switcher 1 and switcher 2 respectively. The external resistor network setting on these pins programs the desired regulated output voltages for each switch-mode converter.

### Feedback Compensation Input (VCMP1 and VCMP2)

These are the input pins for the converter compensation feedback for switcher 1 and switcher 2 respectively.

### Synchronization Input (SYNCH)

This is an input pin for feeding an external clock to synchronize the switching frequency of both switch-mode regulators. The IC will detect a small number of edges (2 to 5) prior to recognizing a valid external clock input signal and synchronizing the internal operation with an external clock input. The regulator operates with an external input clock signal until a low voltage reset or a command to go into a sleep mode.

# Standby Linear Regulator Input (VINSB)

This is the input pin for the operating voltage of the standby regulator. The voltage source for the standby regulator requires an external blocking diode in the module for reverse supply conditions. This input pin requires the necessary filtering and protection against positive and negative transients to prevent damage to the IC (see application schematic)

# Standby Regulator Output (VSTBY)

This is the regulated output of the standby regulator, and derives the voltage source from the VINSB terminal. The regulator has an internal linear current limit for protection against shorts to ground. The output voltage will recover to the specified range once the fault condition is removed. This output remains within the tolerance of the specification during positive transient events on the input. An under-shoot condition during any load transient event will not assert a reset condition on the RST output, proving the load transient is within the specified range.

Once the regulator drops-out due to low input voltage on VINSB, the output tracks the input voltage minus the saturation voltage of the pass device. The device will enter thermal shut down if the local die temperature exceeds the thermal shut-down threshold. The thermal shut-down has hysteresis such that the output enables once the local die temperature falls below the disable threshold. If the output falls below the specified low voltage reset, the IC will notify this condition by asserting the rest line RST low.

# Standby Regulator Sense Voltage (VSTBYS)

This pin is used to program the regulated output voltage to a range specified in the parametric table. An external resistor network is used to ratio the output voltage and fed back into the VSTBYS pin.

### Switched Linear Regulator Input (VINLR)

This is the input pin for the operating voltage of the switched linear regulator. The voltage source for this regulator requires an external blocking diode in the module for reverse supply conditions. This input pin requires the necessary filtering and protection against positive and negative transients to prevent damage to the IC (see application schematic).

# Switched Linear Regulator Output (VLR)

This is the regulated output of the switched linear regulator, and derives the voltage source from the VINLR terminal. The regulator has an internal linear current limit for protection against shorts to ground. The output voltage will recover to the specified range, once the fault condition is removed. This output remains within the tolerance of the specification during load transient event on the output line. The output is disabled in the event VBAT exceeding the over-voltage shut-down threshold VOVSD. The output will be enabled once the VBAT input voltage falls below the internal set threshold (with hysteresis).

Once the regulator drops-out due to low input voltage on VINLR, the output tracks the input voltage minus the saturation voltage of the pass device. The device will enter thermal shut down if the local die temperature exceeds the thermal shut-down threshold. The thermal shut-down has hysteresis such that the output enables once the local die temperature falls below the disable threshold.

Copyright © 2009, Texas Instruments Incorporated



### Switched Linear Regulator Sense Voltage (VLRS)

This pin is used to program the regulated output voltage to a range specified in the parametric table. An external resistor network is used to ratio the output voltage and fed back into the VLRS pin.

### **High-Side Driver Output (HSD)**

This pin is the output of the high side driver (switched input voltage). The output is enabled through a bit in the I2C data register. If the voltage on the VBAT supply exceed the over-voltage shut-down threshold VOVSD this output is disabled. Upon return from the fault condition the output recovers to the state set by the enable bit (HSDEN) in I2C data register without any intervention from the system. The output is stable during any soft-start conditions or specified load transients. This output is protected against:

- Short to module supply
- · Short to module ground
- Short through the load to -1 V
- Unpowered short to module supply
- Reverse supply (-13 V)

The output has short circuit protection with a linear current limit and thermal shutdown with hysteresis.

If the local die temperature exceeds the thermal shutdown detection threshold this output is disabled. This output is enabled once the local die temperature falls below the detection threshold with hysteresis providing the HSDEN bit is set.

The invoking of thermal shut down on this output does not directly affect any other outputs or circuitry in the IC. The operation of the switch is not affected during the re-circulation of an inductive load providing the negative voltage applied to this pin is within the specified limits

### Multiple Power Supply Configuration for Vehicle Audio Applications

Figure 34 shows an example of configuration for car audio power supply application. Other combinations are possible dependent on the system requirements

32

<u>₩豐梅•₱₽843331 Q1"供应商</u>




Figure 34. Multiple Power Supply for Vehicle Audio



### **APPLICATION INFORMATION**

# **Type II Compensation**




Figure 35. Type II Compensation

Double pole frequency response due to the LC output filter The LC output filter gives a "Double Pole" which has a -180 degree phase shift

$$fLC = \frac{1}{2\pi\sqrt{LCo}}(Hz) \tag{1}$$

The ESR of the output capacitor C gives a zero that has a 90 degree phase shift

$$fESR = \frac{1}{2\pi \times Co \times ESR} (Hz)$$
 (2)

R1 and RS2 are chosen biased on Vout desired

$$VOUT = Vref \times \frac{R1 + RS2}{RS2} (Volts)$$
(3)

Where

Vref = 1 V

Resistor values

Select RS2 =  $10 \text{ k}\Omega$ 

$$R1 = \frac{RS2(VOUT - Vref)}{Vref}$$
 (4)

$$R1 = \frac{10000(VOUT - 1.0)}{1.0} \tag{5}$$

$$R2 = \frac{fc \times Vramp \times R1}{VIN \times fLC} (Ohms)$$
 (6)

Where

 $V_{ramp}$  = 1.8 V, VIN = typical input operating voltage

 $f_C = f_{sw} \times 0.1$  (the cut-off freq, when the gain is 1 is called the unity gain frequency).

The f<sub>C</sub> is typically 1/5 to 1/10 of the switching frequency

PWM modulator gain K

$$K = \frac{Vin}{Vramp}$$
 (7)



# www.指fomps43331 Q1"供应商

Gain of Amplifier

$$AV = \frac{RZ}{R1}$$
 (8)

$$fz = \frac{fc}{K}(Hz) \tag{9}$$

$$fp = fc \times K(Hz) \tag{10}$$

$$C1 = \frac{10}{2\pi \times R2 \times fLC} \tag{11}$$

$$C2 = \frac{C1}{(\pi \times R2 \times C1 \times fSW) - 1}$$
(12)




Figure 36. Type II Bode Plots

# Type III Compensation




Figure 37. Type III Compensation

 $f_C = f_{sw} \times 0.1$  (the cut-off frequency when the gain is 1 is called the unity gain frequency).

Copyright © 2009, Texas Instruments Incorporated

SL类4份\*\*PESEMBER 40004\*\*供应商

www.ti.com

The  $f_C$  is typically 1/5 to 1/10 of the switching frequency double pole frequency response due to the LC output filter.

The LC output filter gives a "Double Pole" which has a -180° phase shift.

$$fLC = \frac{1}{2\pi\sqrt{LCout}}(Hz) \tag{13}$$

The ESR of the output capacitor C gives a zero that has a 90 degree phase shift

$$fESR = \frac{1}{2\pi \times Cout \times ESR} (Hz)$$
 (14)

$$Vout = \frac{Vref \times (R1 + RS2)}{RS2}(Volts)$$
(15)

Where

Vref = 1 V

PWM modulator gain K

$$K = \frac{Vin}{Vramp}$$
 (16)

Where

Vramp = 1.8V

Vin = typical input operating voltage

Gain of amplifier

$$Av = \frac{R2 \times (R1 + R3)}{R1 \times R3} \tag{17}$$

$$fP1 = \frac{C1 + C2}{2\pi \times R2 \times (C1 \times C2)}(Hz)$$
(18)

$$fP2 = \frac{1}{2\pi \times R3 \times C3} (Hz) \tag{19}$$

$$fZ1 = \frac{1}{2\pi \times R2 \times C1}(Hz) \tag{20}$$

$$fZ2 = \frac{1}{2\pi \times (R1 + R3) \times C3} (Hz)$$
 (21)

Guidelines for compensation components

Make the two zeroes close to the double pole (LC); e.g.,  $f_{71} \approx f_{72} \approx 1/2\pi (LC_{OUT})^{1/2}$ 

- 1. Make first zero below the filter double pole (approx 50% to 75% of f<sub>LC</sub>)
- 2. Make second zero at filter double pole (f<sub>IC</sub>)

Make the two poles above the cross-over frequency f<sub>c</sub>.

- 1. Make first pole at the ESR frequency (f<sub>ESR</sub>)
- 2. Make the second pole at 0.5 the switching frequency (0.5  $\times$  f<sub>SW</sub>)

Resistor values

Select RS2 = 10k

$$R1 = \frac{RS2 \times (Vout - Vref)}{Vref} (Ohms)$$
 (22)

$$R1 = \frac{10000 \times (Vout - 1.0)}{1.0} (Ohms)$$
 (23)

$$R2 = \frac{fc \times Vramp \times R1}{fLC \times Vin} (Ohms)$$
 (24)



# <u>₩豐街<sup>®™</sup>PS43331 Q1"供应商</u>

SLVSA38-DECEMBER 2009

Calculate C1 based on placing a zero at 50% to 75% of the output filter double pole frequency.

$$C1 = \frac{1}{\pi \times R2 \times fLC} (Farads) \tag{25}$$

Calculate C2 by placing the first pole at the ESR zero frequency.

$$C2 = \frac{C1}{(2\pi \times R2 \times C1 \times fESR) - 1} (Farads)$$
 (26)

Set the second pole at 0.5 the switching frequency and also set the second zero at the output filter double pole frequency.

$$R3 = \frac{R1}{\left(\frac{fSW}{2} \times \frac{1}{fLC}\right) - 1} (Ohms)$$
(27)

$$C3 = \frac{1}{\pi \times R3 \times fSW} (Farads)$$
 (28)




Figure 38. Type III Bode Plots

# **Component Calculations**

Buck mode; (VBUCK 1, VBUCK 2)

Select inductor ripple current  $\Delta I_L$  desired: for example  $\Delta I_L = I_{Ripple} = 0.4 \times I_{OUT(max)}$ 

Where,  $I_{OUT(max)} = Maximum$  output current

Typical inductor ripple current is between 20% to 40% of maximum output current

Calculate inductor L:

$$L = \frac{(Vin(max) - Vout)Vout}{fsW \times Iripple \times Vin(max)} (Henries)$$
(29)

Where

f<sub>SW</sub> is the regulator's switching frequency

 $I_{Ripple}$  = Allowable ripple current in the inductor, 20% to 40% of maximum  $I_{OUT}$ (max)

Copyright © 2009, Texas Instruments Incorporated



The RMS and peak current flowing in Inductor is

$$I_{L(rms)} = \sqrt{I_{out}^2 + \frac{I_{ripple}^2}{12}} (Amps)$$
 (30)

Inductor peak current:

$$I_{L(peak)} = I_{out} + \frac{I_{ripple}}{2} (Amps)$$
(31)

Output voltage ripple:

$$\Delta V_{out} = \Delta I_{L} \left( ESR + \frac{1}{8 \times f_{SW} \times C_{out}} \right) (Volts p - p)$$
(32)

Usually the first term is dominant. The output ripple voltage is typically within the tolerance of the output specification.

Output capacitor

$$C_{out} = \frac{L(I_{out(max)}^2 - I_{out(min)}^2)}{V_{out(max)}^2 - V_{out(min)}^2} (Farads)$$
(33)

#### Where

I<sub>OUT(max)</sub> is max output current

I<sub>OUT(min)</sub> is min output current

The difference between the output current max to min is the worst case load step in the system

V<sub>OUT(max)</sub> is max tolerance of regulated output voltage

V<sub>OUT(min)</sub> is the min tolerance of regulated output voltage

# **Power Dissipation**

The power dissipation is largely dependent on the MOSFET driver current and input voltage. The drive current is proportional to the total gate charge of the external MOSFET.

$$P_{Gate} = Q_{q} \times V_{DR} \times f_{SW} \text{ (Watts)}$$

Assuming both high and low side MOSFETs are identical in a synchronous configuration, the total power dissipations is

$$P_{controller1} = 2 \times Q_q \times f_{SW} \times VIN \text{ (Watts) per channel}$$
 (35)

Dual Channel Controller the total power dissipation is

$$P_{\text{controller 1 \& 2}} = 4 \times Q_{\text{q}} \times f_{\text{SW}} \times \text{VIN (Watts)}$$
 (36)

IC power consumption

$$P_{IC} = I_0 \times VIN \text{ (Watts)}$$
(37)

Standby Linear Regulator

$$P_{STBY REG} = (VINSB - VSTBY) \times I_{VSTBY} (Watts)$$
(38)

Linear Regulator

$$P_{LIN REG} = (VINLR - VLR) \times I_{VLR} (Watts)$$
 (39)

High side driver

$$P_{HSD} = I_{HSD} \times 0.6$$
 (Watts ) for up to 300 mA output current (40)

$$P_{Total} = P_{controller \ 1 \ \& \ 2} + P_{STBY\_REG} + P_{LIN\_REG} + P_{IC} + P_{HSD}$$
 (Watts) (41)

<u>₩豐</u>樹**們**PS43331 Q1"供应商

### SLVSA38-DECEMBER 2009

# Design Guide - Step by Step Design Procedure

The following are details of a switching regulator design using the following requirements.

# **Table 3. Design Requirements**

Input voltage minimum V <sub>in(min)</sub>	8 V
Input voltage minimum V <sub>in(max)</sub>	26 V
Input voltage minimum V <sub>in(typ)</sub>	14 V
Output voltage buck regulator 1- VBUCK 1	Min = 4.75 V, Mmax = 5.25 V
Output voltage buck regulator 2 - VBUCK 2	Min = 3.135 V, Max = 3.465 V
Converter switching frequency, fsw	250 kHz
Maximum output current on buck regulator 1- VBUCK 1	2.0 A
Maximum output current on buck regulator 2 - VBUCK 2	1.5 A
Maximum ripple current I <sub>Ripple</sub>	0.2* l <sub>out</sub>




Figure 39. Design Circuit

Assume Type III Compensation network for each buck regulator.

# **Buck Regulator 1 (VBUCK 1)**

# STEP 1. Calculate the inductor value

Using Equation 29, to find the Inductor value, assume inductor ripple current of 0.8 A.

$$L = \frac{(V_{in(max)} - V_{out})V_{out}}{f_{SW} \times I_{ripple} \times V_{in(max)}} = \frac{(26 - 5)5}{250 \times 10^3 \times 0.8 \times 26} = 20.2 \times 10^{-6} \text{(Henries)}$$
(42)

 $L = 20.2 \mu H$ , use a value of 22  $\mu H$ 

# STEP 2. Inductor peak current

Using Equation 31, the peak inductor current.

Copyright © 2009, Texas Instruments Incorporated

www.ti.com

$$I_{L(peak)} = I_{out} + \frac{I_{ripple}}{2} = 2 + \frac{0.8}{2} = 2.4 (Amps)$$
 (43)

 $I_{L-peak} = 2.4 A$ 

### STEP 3. Calculating the output capacitance (Co)

Using Equation 33, the output capacitance

$$C_{out} = \frac{L(I_{out(max)}^2 - I_{out(min)}^2)}{V_{out(max)}^2 - V_{out(min)}^2} = \frac{22 \times 10^{-6} (2^2 - (20 \times 10^{-3})^2)}{5.15^2 - 4.85^2} = 29.3 \times 10^{-6} (Farads)$$
(44)

Assume a tolerance of ±3% to allow for some margin, lout min current of 20ma. Using Equation 34, the output capacitor Cout(min) = 29.3 μF, with temperature variations and manufacture tolerance choose a value of 68 μF or greater.

 $C_{OUT} = 100 \mu F$  for this design

# STEP 4. Calculating loop compensation values

Using Equation 13 to determine the "double pole"

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_{out}}} = \frac{1}{2\times3.142\sqrt{22\times10^{-6}\times100\times10^{-6}}} = 3990(Hz)$$
(45)

 $f_{LC} = 3.39 \text{ kHz}$ 

Using Equation 14 to determine the zero due to the ESR of the output capacitor Co with ESR =  $0.1\Omega$ 

$$f_{ESR} = \frac{1}{2\pi \times C_{out} \times ESR} = \frac{1}{2 \times 3.142 \times 100 \times 10^{-6} \times 0.1} = 15.9 \times 10^{3} (Hz)$$
(46)

 $f_{ESR} = 15.9 \text{ kHz}$ 

 $f_C = 0.1 \times f_{sw} = 25 \text{ kHz}$ 

Using Equation 23 and assuming R27 = 10 k

$$R23 = \frac{10000 \times (V_{out} - 1)}{1} = \frac{10000 \times (5 - 1)}{1} = 40 \times 10^{3} (Ohms)$$
(47)

 $R23 = 40 \text{ k}\Omega$ 

Using Equation 24

$$R25 = \frac{f_{c} \times V_{ramp} \times R1}{f_{LC} \times VIN} = \frac{25 \times 10^{3} \times 1.8 \times 40 \times 10^{3}}{3.39 \times 10^{3} \times 14} = 37900(Ohms)$$
(48)

 $R25 = 37.9 \text{ k}\Omega$ , Choose  $R25 = 38.3 \text{ k}\Omega$ 

Using Equation 25

$$C20 = \frac{1}{\pi \times R2 \times f_{LC}} = \frac{1}{3.142 \times 38.3 \times 10^{3} \times 3.39 \times 10^{3}} = 2450 \times 10^{-12} (Farads)$$
(49)

C20 = 2450 pF, Choose C20 = 2700pF

Using Equation 26

$$C23 = \frac{C1}{(2\pi \times R2 \times C1 \times f_{ESR}) - 1} = \frac{2.7 \times 10^{-9}}{(2 \times 3.142 \times 38.3 \times 10^{3} \times 2.7 \times 10^{-9} \times 15.9 \times 10^{3}) - 1} = 289 \times 10^{-12} (Farads)$$
(50)

C23 = 289 pF, Choose C23 = 300 pF

Using Equation 27

$$R20 = \frac{R23}{\left(\frac{f_{SW}}{2} \times \frac{1}{f_{LC}}\right) - 1} = \frac{40 \times 10^3}{\left(\frac{250 \times 10^3}{2} \times \frac{1}{3.39 \times 10^3}\right) - 1} = 1.1 \times 10^3 \text{ (Ohms)}$$
(51)

 $R20 = 1.12 \text{ k}\Omega$ , Choose  $R20 = 1.1 \text{ k}\Omega$ 



# <u>₩豐梅們PS43331 Q1"供应商</u>

SLVSA38-DECEMBER 2009

**Using Equation 28** 

$$C18 = \frac{1}{\pi \times R3 \times f_{SW}} = \frac{1}{3.142 \times 1.1 \times 10^{3} \times 250 \times 10^{3}} = 1.142 \times 10^{-9} (Farads)$$
 (52)

C18 = 1142 pF, Choose C18 = 1200 pF

### **Buck Regulator 2 (VBUCK 2)**

Using the same method for calculating the component values for Buck Regulator 2, with the set output conditions, the following values are selected.

### STEP 5. Calculate the inductor value

Using Equation 29 to find the inductor value, assume Inductor ripple current of 0.3 A

 $L = 19.2 \mu H$ , use a value of 22  $\mu H$ 

# STEP 6. Inductor peak current

From Equation 31, the peak inductor current

 $I_{L,pk} = 1.65 A$ 

### STEP 7. Calculating the output capacitance (Co)

Assume a tolerance of ±3% to allow for some margin, IOUT min current of 20 mA. Using Equation 33, the output capacitor

 $C_{OUT(min)}$  = 32.7  $\mu$ F, with temperature variations and manufacture tolerance choose a value of 100  $\mu$ F for this design.

 $C_{OUT} = 100 \mu F$ 

# STEP 8. Calculating loop compensation values

Using Equation 13 to determine the "double pole"

 $f_{LC} = 3.39 \text{ kHz}$ 

Using Equation 14, to determine the zero due to the ESR of the output capacitor  $C_0$  with ESR = 0.1  $\Omega$ 

 $f_{ESR} = 15.9 \text{ kHz}$ 

 $f_C = 0.1 \times f_{sw} = 25 \text{ kHz}$ 

Using Equation 23 and assuming R32 = 10 k $\Omega$ 

 $R34 = 23 k\Omega$ 

Using Equation 24

 $R33 = 21.8 \text{ k}\Omega$ , Choose  $R33 = 22 \text{ k}\Omega$ 

**Using Equation 25** 

C26 = 4260 pF, Choose C26 = 3900 pF

Using Equation 26

C29 = 515 pF, Choose C29 = 470 pF

Using Equation 27

 $R35 = 642 \Omega$ , Choose  $R35 = 649 \Omega$ 

**Using Equation 28** 

C27 = 1967 pF, Choose C27 = 1800 pF



# **Power Dissipation Derating**

The power dissipation curve (see Figure 40) is based on attachment of the exposed power pad to the printed circuit board with multi layer FR4. The data is based of JEDEC JESD 51-5 standard board with thermal vias and high K profile. The user must review Texas Instruments TI Technical Brief (SLMA002) for recommended method of exposed pad attachment.




Figure 40. Power Dissipation Derating

# **Grounding and Circuit Layout Considerations**

The TPS43331 has two separate ground terminations (AGND and PGND) pins. The ground signal consists of a plane to minimize its impedance. Try to separate the low signal ground termination from the power ground signal. The high power noisy circuits like the output, synchronous rectifier, MOSFET driver decoupling capacitor and the input capacitor should be connected to the PGND plane. The AGND plane should only make a single point connection to the PGND plane.

The sensitive nodes like the feedback resistor divider, oscillator resistor (to set frequency), current sense, and compensation circuitry should be connected to the AGND plane.

Try and minimize the high current carrying loops to a minimum, by ensuring optimal component placement. Ensure the bypass capacitors are located as close as possible to their respective power and ground pins.

Sensitive circuits such as sense feedback, frequency setting resistor for the oscillator, current sense and compensation circuits should NOT be located near the dv/dt nodes, these include the gate drive outputs, phase pins and boost circuits (bootstrap).

42

<u>₩豐梅們PS43331 Q1"供应商</u>




Figure 41. PCB Layout



### PACKAGE OPTION ADDENDUM

查询"TPS43331-Q1"供应商

15-Dec-2009

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS43331QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface Military www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated