								F	REVISI	ONS							-			
└ <b>查</b> 询"5	962-0	0504	01Q>	(C"供J	立商	PESCR		N					DA	ATE (Y	R-MO-I	DA)		APPR	ROVED	
						-														
													I				1			
		1	1				1	1	1	1	1	1	1	1	1	1	1	1		
REV																				
SHEET	15	16	17																	
REV STATUS	15	10	17	REV																
				SHEE	т		1	2	3	4	5	6	7	8	9	10	11	12	13	14
				PREPA		BY		-	Ű		Ű	U		Ű	Ű	10			10	
						Dan W	lonnell													
						Dan W	/ Of Infon				D	EFEN	SE SI	JPPL	Y CE	NTER		UMB	US	
STAN	NDAF	RD		CHEC	KED E	BY				1			COL	UMB	us, o	HIO -	43216	5		
MICRO	CIRC	CUIT			Ra	aymon	d Monr	in					http	)://wv	vw.ds	scc.dl	a.mil			
DRA	WIN	G																		
		\/ <b>\</b>    \r		APPR	OVED	) BY											_			
FOR US	SE BY /	ALL	DLE		Ra	aymon	d Monn	in		MIC			JIT, [		AL-L		R, Al		)G-T(	D-
DEPAF AND AGEN	RTMEN	ITS DE THE	=									. COľ			, 8-В I	11, 1	GSP	5,		
DEPARTMEN	IT OF L	DEFEN	SE	DRAW	ING A	APPRC	JVAL D	AIE			INULI		SIL	CON	1					
						01-1	1-15													
AMS	SC N/A			REVIS	ION L	EVEL				SI	ZE	CA	GE CC	DE			5000	0050	4	
											4		67268	3		;	<b>590</b> 2-	0000	4	
										SHE	ET		1	OF	17					
													1		17					

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

## 1. SCOPE

<u> 查询"5962-00504010XC</u>"供应商 M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type</u>. The device type identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function
01	8388B	A/D converter, 8-bit, wide bandwidth, 1 giga samples per second sampling rate

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation	
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A	
Q or V	Certification and qualification to MIL-PRF-38535	
Case outlines.	he case outlines are as designated in MIL-STD-1835 and as follows:	
Outline letter	Descriptive designator Terminals Package style	

Х	See figure 1	68	Quad flat pack with gull-wing leads, enhanced $\theta_{JC}$
Y	See figure 1	68	Quad flat pack with gull-wing leads

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

1.2.4

### 1.3 Absolute maximum ratings. 1/, 2/, 3/ 查浪::5962-0050401QXC;;供应商\_\_\_\_\_\_GND to 6 V dc Digital negative supply voltage (DV<sub>EE</sub>)...... GND to -5.7 V dc Digital positive supply voltage (V<sub>PLUSD</sub>)...... GND –0.3 V to 2.8 V dc Negative supply voltage (V<sub>EE</sub>)...... GND to –6 V dc Maximum difference between negative supply voltages (DV<sub>EE</sub> to V<sub>EE</sub>) ......... 0.3 V dc Analog input voltages (VIN or VINB)..... -1 V to 1 V dc Maximum difference between analog inputs (VIN - VINB)..... -2 V to 2 V dc Digital input voltage $(V_D)$ : GORB...... -0.3 V to V<sub>CC</sub> + 0.3 V dc DRRB...... V<sub>EE</sub> – 0.3 V to 0.9 V dc Maximum difference between clock inputs (V<sub>CLK</sub> – V<sub>CLKB</sub>)..... -2 V to 2 V dc Junction temperature (T<sub>J</sub>) ..... +135°C Thermal resistance, junction-to-case ( $\theta_{JC}$ ): Case outline X..... 1.56°C/W Case outline Y..... 4.75°C/W 1.4 Recommended operating conditions. Positive supply voltage range (V<sub>CC</sub>)..... 4.75 V to 5.25 V dc; 5 V dc typical Positive digital supply voltage (V<sub>PLUSD</sub>): Negative supply voltage range (V<sub>EE</sub>, V<sub>DVEE</sub>)..... -5.25 V to -4.75 V dc; -5 V dc typical Differential analog input voltage (full scale, $50\Omega$ differential or single-ended): Clock input power level ( $50\Omega$ single-ended clock input): 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### SPECIFICATION

### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

 $\underline{1}$ / Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Absolute maximum ratings are limited values, to be applied individually, while other parameters are within specified operating conditions.

 $\underline{3}$ / The use of thermal heatsink is mandatory.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

# STANDARDS 查询"5962700504019440"供应商

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

#### HANDBOOKS

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Block diagram. The block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

*		ABLE I. Electrical per	formance c	haracte	eristics.				
<u>曾印"5962-0050401QX</u> Test	<del>文"1八)立</del> 商 Symbol	Conditions -55 (-0/+5)°C < T <sub>C</sub> ; T <sub>J</sub> < +12 (-5/+0)°C V <sub>EE</sub> = DV <sub>EE</sub> = -5 V, V <sub>CC</sub> = +5 V, V <sub>IN</sub> - V <sub>INB</sub> = 500 mVpp fu scale differential input, digita outputs 75 or 50 $\Omega$ differentially terminated.		Grouj subgi	o A oups	Device type	vice Limits		Unit
		unless otherwise sp	ecified				Min	Max	
Full scale input voltage	VIN	Differential mode		1,:	2, 3	01	-125	125	mV
range		Single-ended input	option				-250	250	
	VINB	0 V common mode	voltage				-125	125	
Analog input capacitance	CIN			4	<u>1</u> /	01		3.5	pF
Input bias current	I <sub>IN</sub>			1	<u>1</u> /	01		20	μA
Input resistance	R <sub>IN</sub>			1	<u>1</u> /	01	0.5		MΩ
Full power input bandwidth	FPBW			4	<u>1</u> /	01	1.3		GHz
Small single input bandwidth	SSBW			4	<u>1</u> /	01	1.5		GHz
Logic "0" input voltage	VIL			1, 1	2, 3	01		-1.5	V
Logic "1" input voltage	VIH			1, 1	2, 3	01	-1.1		V
Logic "0" input current	IIL			1, 1	2, 3	01		50	μA
Logic "1" input current	I <sub>IH</sub>			1,	2, 3	01		50	μA
Clock input power level	P <sub>CLK</sub>				<u>1</u> /	01	-2	10	dBm
Clock input capacitance	C <sub>CLK</sub>			4	<u>1</u> /			3.5	pF
Differential output voltage swings	VDIFF	75Ω open transmiss $V_{PLUSD} = 0 V$	sion lines,	1, 1	2, 3	01	1.50		V
<u>2</u> /, <u>3</u> /		$75\Omega$ differentially te $V_{PLUSD} = 0 V$	rminated				0.70		
		$50\Omega$ differentially te $V_{PLUSD} = 0 V$	rminated				0.54		
Logic "0" output voltage	V <sub>OL</sub>	75Ω open transmiss $V_{PLUSD} = 0 V$	sion lines,	-	1	01		-1.54	V
<u>2/, 3/</u>		$75\Omega$ differentially te $V_{PLUSD} = 0 V$	rminated					-1.34	
		$50\Omega$ differentially te V <sub>PLUSD</sub> = 0 V	rminated					-1.32	
Logic "1" output voltage	V <sub>OH</sub>	75Ω open transmiss $V_{PLUSD} = 0 V$	sion lines,		1	01	-0.88		V
<u>2</u> /, <u>3</u> /		75Ω differentially te $V_{PLUSD} = 0 V$	rminated				-1.07		
		$50\Omega$ differentially te $V_{PLUSD} = 0 V$	rminated				-1.16		
Output level drift <u>2</u> /, <u>3</u> /	V <sub>OD</sub>			1, 1	2, 3	01		1.6	mV/°C
See footnotes at end of table									
	IDARD JIT DRAV	VING	SIZE A					5962	2-00504
DEFENSE SUPPLY COLUMBUS, O	CENTER CO	OLUMBUS 5000			REVIS	ON LEVEL		SHEET	5

		E I. <u>Electrical performance chara</u>	<u>cteristics</u> - con	tinued.			
<u>曾讯J"5962-0050401QX</u> Test	<del>。C"1八)⊻作</del> Symbol	$\begin{array}{l} \hline & Conditions \\ -55 \ (-0/+5)^\circ C < T_C; \ T_J < +125 \\ (-5/+0)^\circ C \\ V_{EE} = DV_{EE} = -5 \ V, \ V_{CC} = +5 \\ V, \ V_{IN} - V_{INB} = 500 \ mVpp \ full \\ scale \ differential \ input, \ digital \\ outputs \ 75 \ or \ 50 \ \Omega \\ differentially \ terminated. \end{array}$	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
Differential non linearity	DNL	<u>2/, 4</u> /	1	01	-0.5	0.6	LSB
			2, 3		-0.6	0.7	
Integral non linearity	INL	<u>2</u> /, <u>4</u> /	1	01	-1.0	1.0	LSB
			2, 3		-1.2	1.2	
Gain error	A <sub>E</sub>	<u>2</u> /	1	01	-10	10	%FS
			2, 3		-11	11	
Input offset voltage	VINOFF	<u>2</u> /	1	01	-26	26	mV
			2, 3	-	-30	30	
Gain error drift	TC <sub>A</sub>	<u>2</u> /	1 <u>1</u> /	01	100	150	ppm/°C
Offset error drift	TC <sub>OFF</sub>	<u>2</u> /	1 <u>1</u> /	01	40	60	ppm/°C
Positive supply voltage, analog	V <sub>cc</sub>		1, 2, 3	01	4.75	5.25	V
Positive supply voltage, digital	V <sub>PLUSD</sub>		1, 2, 3	01	1.4	2.6	V
Positive supply current, analog	I <sub>CC</sub>		1, 2, 3	01		445	mA
Positive supply current, digital	I <sub>PLUSD</sub>		1, 2, 3	01		145	mA
Negative supply voltage	V <sub>EE</sub>		1, 2, 3	01	-5.25	-4.75	V
Negative supply current, analog	$AI_EE$		1, 2, 3	01		200	mA
Negative supply current, digital	DIEE		1, 2, 3	01		180	mA
Power dissipation	PD		1, 2, 3	01		4.3	W
Power supply rejection ratio	PSRR		1 <u>1</u> /	01		40	mV/V
Bit error rate	BER	<u>5</u> /	9 <u>1</u> /	01		1E-12	error/ sample
ADC settling time	ts	$V_{IN} - V_{INB} = 400 \text{ mV}_{PP}$	9 <u>1</u> /	01	0.5	1	ns
Overvoltage recovery time	tor		9 <u>1</u> /	01	0.5	1	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - continued.									
<u>查询"5962-0050401Q</u>	<del>XC"供应</del>	Conditions							
Test	Symbol	-55 (-0/+5)°C < $T_C$ ; $T_J$ < +125 (-5/+0)°C V <sub>EE</sub> = DV <sub>EE</sub> = -5 V, V <sub>CC</sub> = +5 V, V <sub>IN</sub> - V <sub>INB</sub> = 500 mVpp full scale differential input, digital outputs 75 or 50 $\Omega$ differentially terminated.	Group A subgroups	Device type	Lin	nits	Unit		
		unless otherwise specified			Min	Max			
Signal to noise and distortion ratio	SINAD	$F_S = 1 \text{ GSPS}, F_{IN} = 20 \text{ MHz}$	4, 5, 6 <u>1</u> /	01	42		dB		
<u>2</u> /		$F_S = 1 \text{ GSPS}, F_{IN} = 500 \text{ MHz}$			41				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-1 dBF <sub>S</sub> )			38				
Effective number of bits	ENOB	F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz	4, 5, 6 <u>1</u> /	01	7		dB		
<u>2</u> /		F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz			6.6				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-1 dBF <sub>S</sub> )			6.2				
Signal to noise ratio	SNR	$F_S = 1 \text{ GSPS}, F_{IN} = 20 \text{ MHz}$	4, 5, 6 <u>1</u> /	01	42		dB		
<u>2</u> /		$F_{S} = 1 \text{ GSPS}, F_{IN} = 500 \text{ MHz}$			41				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-1 dBF <sub>S</sub> )			41				
Total harmonic distortion	THD	$F_S = 1 \text{ GSPS}, F_{IN} = 20 \text{ MHz}$	4, 5, 6 <u>1</u> /	01	50		dB		
<u>2</u> /		$F_S = 1 \text{ GSPS}, F_{IN} = 500 \text{ MHz}$			46				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-1 dBF <sub>S</sub> )			42				
Spurious free dynamic range	SFDR	$F_S = 1 \text{ GSPS}, F_{IN} = 20 \text{ MHz}$	4, 5, 6 <u>1</u> /	01	-52		dBc		
<u>2</u> /		$F_S = 1 \text{ GSPS}, F_{IN} = 500 \text{ MHz}$			-47				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-1 dBF <sub>S</sub> )			-42				
		$F_S = 1 \text{ GSPS}, F_{IN} = 1000 \text{ MHz}$ (-3 dBF <sub>S</sub> )			-45				
Two-tone intermodulation distortion <u>2/</u>	IMD	$F_{IN1} = 489 \text{ MHz}@F_{S} = 1 \text{ GSPS}$ $F_{IN2} = 490 \text{ MHz}@F_{S} = 1 \text{ GSPS}$	4, 5, 6 <u>1</u> /	01	-47		dBc		
Maximum clock frequency	Fs	See figure 4, <u>6</u> /	4, 5, 6 <u>1</u> /	01	1	1.4	GSPS		
Minimum clock frequency	Fs	See figure 4, <u>7</u> /	4, 5, 6 <u>1</u> /	01	10	50	MSPS		
Maximum clock pulse width (high)	t <sub>C1</sub>	See figure 4	4, 5, 6 <u>1</u> /	01	0.28	50	ns		
Maximum clock pulse width (low)	t <sub>C2</sub>	See figure 4	4, 5, 6 <u>1</u> /	01	0.35	50	ns		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

TABLE I. Electrical performance characteristics - continued.							
— <u>查询"5962-0050401Q</u> Test	<u>XC"1म्र}⊯</u> Symbol	Conditions -55 (-0/+5)°C < T <sub>C</sub> ; T <sub>J</sub> < +125 (-5/+0)°C V <sub>EE</sub> = DV <sub>EE</sub> = -5 V, V <sub>CC</sub> = +5 V, V <sub>IN</sub> - V <sub>INB</sub> = 500 mVpp full scale differential input, digital outputs 75 or 50 $\Omega$ differentially terminated.	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
Aperture delay	t <sub>A</sub>	See figure 4	9, 10, 11 <u>1</u> /	01	100	400	ps
Aperture uncertainty (rms)	Jitter	See figure 4 <u>8</u> /	9, 10, 11 <u>1</u> /	01		0.6	ps
Data output delay	t <sub>OD</sub>	See figure 4 <u>9</u> /, <u>10</u> /, <u>11</u> /	9, 10, 11 <u>1</u> /	01	1150	1660	ps
Output rise/fall time for DATAs (20% - 80%)	t <sub>R</sub> /t <sub>F</sub>	See figure 4 <u>10</u> /	9, 10, 11 <u>1</u> /	01	250	550	ps
Output rise/fall time for Data ready (20% - 80%)	t <sub>R</sub> /t <sub>F</sub>	See figure 4 <u>10</u> /	9, 10, 11 <u>1</u> /	01	250	550	ps
Data ready output delay	t <sub>DR</sub>	See figure 4 <u>9</u> /, <u>10</u> /, <u>11</u> /	9, 10, 11 <u>1</u> /	01	1110	1620	ps
Data ready reset delay	t <sub>RDR</sub>	See figure 4	9, 10, 11 <u>1</u> /	01		1000	ps
Data to data ready. Clock low pulse width	t <sub>OD</sub> -t <sub>DR</sub>	See figure 4 <u>12</u> /, <u>13</u> /	9, 10, 11 <u>1</u> /	01	0	80	ps
Data to data ready. Output delay (50% clock duty cycle)	t <sub>D1</sub>	@ 1 GSPS	9, 10, 11 <u>1</u> /	01	420	500	ps
Data pipeline delay	t <sub>PD</sub>	See figure 4	9, 10, 11 <u>1</u> /	01	4	4	clock cycles

1/ These subgroups shall be measured only for the initial test and after process or design changes which may affect the parameter. A minimum sample of 5 devices with zero failures shall be required.

2/ Single ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format.

<u>3</u>/ Differential output buffers are internally loaded by 75 $\Omega$  resistors. Buffer bias current = 11 mA.

- 4/ Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
- 5/ Output error amplitude < +/- LSB around worst code.
- 6/ Min value guaranties performances. Max value guaranties functionality.
- 7/ Min value guaranties functionality. Max value guaranties performances.
- 8/ Maximum jitter value obtained for single-ended clock input on the die (chip on board): 200 fs.
- 9/ Specified loading conditions for digital outputs:
  - 50 ohms or 75 ohms controlled impedance traces properly 50/75 ohms terminated, or unterminated 75 ohms controlled impedance traces.
  - Controlled impedance traces far end loaded by 1 standard ECLinPS register. (e.g. 10E452)(Typical input parasitic capacitance of 1.5 pF including package and ESD protections.)
- <u>10</u>/ Termination load parasitic capacitance derating values:
  - 50 ohms or 75 ohms controlled impedance traces properly 50/75 ohms terminated: 60 ps/pF or 75 ps per additional ECLinPS load.
  - Unterminated (source terminated) 75 ohms controlled impedance lines: 100 ps/pF or 150 ps per additional ECLinPS termination load.
- 11/ Apply proper 50/75 impedance traces propagation time derating values: 6 ps/mm (155 ps/inch) for the evaluation board.

<u>12</u>/ At 1GSPS, 50/50 clock duty cycle,  $t_{C2} = 500 \text{ ps} (t_{C1})$ .  $t_{DR} - t_{OD} = -100 \text{ ps} (typ.)$  does not depend on the sampling rate. <u>13</u>/ Values for  $t_{OD}$  and  $t_{DR}$  track each other over temperature, (1 percent variation for  $t_{OD} - t_{DR}$  per 100 degrees Celsius temperature variation). Therefore  $t_{OD} - t_{DR}$  variation over temperature is negligible. Moreover, the internal (onchip) and package skews between each data  $t_{OD}$ s and  $t_{DR}$  effect can be considered as negligible. Consequently, minimum values for  $t_{OD}$  and  $t_{DR}$  are never more than 100 ps apart. The same is true for the  $t_{OD}$  and  $t_{DR}$  maximum values.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 8





查询"5962-	0050400000000"供	<u> </u>		Device Type	01
	Case outline	X and Y		Case outline	X and Y
	Terminal number	Terminal symbol		Terminal number	Terminal symbol
	1	V <sub>PLUSD</sub>		35	GND
	2	V <sub>PLUSD</sub>		36	GND
	3	$D_5$		37	CLK
	4	D <sub>5B</sub>		38	CLK
	5	GND		39	CLKB
	6	$D_4$		40	CLKB
	7	D <sub>4B</sub>		41	GND
	8	DVEE		42	GND
	9	DVEE		43	GND
	10	DVEE		44	VEE
	11	DR		45	V <sub>EE</sub>
	12	DRB		46	Vcc
	13	GND		47	V <sub>cc</sub>
	14	D <sub>3</sub>		48	V <sub>EE</sub>
	15	D <sub>3B</sub>		49	DIOD/DRRB
	16	V <sub>PLUSD</sub>		50	GND
	17	V <sub>PLUSD</sub>		51	GND
	18	V <sub>PLUSD</sub>		52	GND
	19	D <sub>2</sub>		53	GND
	20	D <sub>2B</sub>		54	V <sub>IN</sub>
	21	D <sub>1</sub>		55	V <sub>IN</sub>
	22	D <sub>1B</sub>		56	V <sub>INB</sub>
	23	D <sub>0</sub>		57	V <sub>INB</sub>
	24	D <sub>0B</sub>		58	GND
	25	GORB		59	GND
	26	V <sub>CC</sub>		60	Gain
	27	GND		61	V <sub>cc</sub>
	28	GND		62	OR
	29	Vcc		63	ORB
	30	V <sub>EE</sub>		64	D <sub>7</sub>
	31	V <sub>EE</sub>		65	D <sub>7B</sub>
	32	Vcc		66	D <sub>6</sub>
	33	V <sub>CC</sub>		67	D <sub>6B</sub>
	34	GND		68	V <sub>PLUSD</sub>
		FIGURE	2. <u>Terminal con</u>	nections.	

查询"5962-0050401QXC"供应商





3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 57 (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535 (Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and F inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 7, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 9	1, 9	1, 9
Final electrical parameters (see 4.2)	<u>1/, 2</u> / 1, 2, 3, 4, 5, 6, 9, 10, 11	<u>1/, 2</u> / 1, 2, 3, 4, 5, 6, 9, 10, 11	<u>1/, 2</u> / 1, 2, 3, 4, 5, 6,9, 10, 11
Group A test requirements (see 4.4)	<u>2</u> / 1, 2, 3, 4, 5, 6, 9, 10, 11	<u>2</u> / 1, 2, 3, 4, 5, 6, 9, 10, 11	<u>2</u> / 1, 2, 3, 4, 5, 6, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)			

#### TABLE II. Electrical test requirements.

<u>1</u>/ PDA applies to subgroup 1.

 $\underline{2}$ / Subgroups 4, 5, 6, 9, 10, 11 shall be measured only for the initial test and after process or design changes which may affect the parameter. A minimum sample of 5 devices with zero failures shall be required.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.

c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 15

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as essectived in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test clicuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ , after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and table III herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 16
	i		

TABLE III Symbol definitions

查询"5962-005	0401QXC"供应商	
Symbol	Signal name	Function
GND	Ground	Ground pins. To be connected to external ground plane.
V <sub>PLUSD</sub>	Digital positive power supply	Digital positive supply. (0 V for ECL compatibility, +2.4 V for LVDS compatibility). (See note)
V <sub>CC</sub>	Positive power supply	+5 V positive supply.
VEE	Analog negative power supply	-5 V analog negative supply.
DV <sub>EE</sub>	Digital negative power supply	-5 V digital negative supply.
V <sub>IN</sub>	Differential analog input	In phase (+) analog input signal of the sample and hold differential preamplifier.
V <sub>INB</sub>	Differential analog input	Inverted phase (-) of analog input signal ( $V_{IN}$ ).
CLK	Differential clock input	In phase (+) ECL clock input signal. The analog input is sampled and held on the rising edge of the CLK signal.
CLKB	Differential clock input	Inverted phase (-) of ECL clock input signal (V <sub>IN</sub> ).
$D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$	Differential output data port	In phase (+) digital outputs. $B_0$ is the LSB. $B_7$ is the MSB.
D <sub>0B</sub> , D <sub>1B</sub> , D <sub>2B</sub> , D <sub>3B</sub> , D <sub>4B</sub> , D <sub>5B</sub> , D <sub>6B</sub> , D <sub>7B</sub>	Differential output data port	Inverted phase (-) digital outputs. $B_{0B}$ is the inverted LSB. $B_{7B}$ is the inverted MSB.
OR	Out of range output	In phase (+) out of range bit. Out of range is high on the leading edge of code 0 and 256.
ORB	Out of range output	Inverted phase (-) of out of range bit (OR).
DR	Differential data ready output	In phase (+) output of data ready signal.
DRB	Differential data ready output	Inverted phase (-) output of data ready signal (DR).
GORB	Gray or binary digital output select	Gray or binary select output format control pin. Binary output format if GORB is floating or $V_{CC}$ . Gray output format if GORB is connected at ground (0 V).
GAIN	ADC gain adjust	ADC gain adjust pin.
DIOD/DRRB	Die junction temp. measurement /asynchronous data ready reset	This pin has a double function (can be left open or grounded if not used): DIOD: die junction temperature monitoring pin. DRRB: asynchronous data ready reset function.

NOTE: The common mode level of the output buffers is 1.2 V below the positive digital supply. For ECL compatibility the positive digital supply must be set at 0 V (ground). For LVDS compatibility (output common mode at +1.2 V) the positive digital supply must be set at 2.4 V. If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive digital supply level in the same proportion in order to spare power dissipation.

### 6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-00504
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 17

# 查询"5962-0050401QXC"供应商NDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 01-11-15

Approved sources of supply for SMD 5962-00504 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0050401QXC	1FN41	TS8388BMFSB/Q
5962-0050401QYC	1FN41	TS8388BMFB/Q

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

1FN41

Atmel Corp. 2325 Orchard Parkway San Jose, CA 95131-1034

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.