# Freescale Semiconductor Advance Information

查询"SGTL5000"供应商

# Low Power Stereo Codec with Headphone Amp

The SGTL5000 is a Low Power Stereo Codec with Headphone Amp from Freescale, and is designed to provide a complete audio solution for portable products needing line-in, mic-in, line-out, headphone-out, and digital I/O. Deriving it's architecture from best in class, Freescale integrated products that are currently on the market. The SGTL5000 is able to achieve ultra low power with very high performance and functionality, all in one of the smallest footprints available. Target markets include portable media players, GPS units, and smart phones. Features such as capless headphone design and an internal PLL, help lower overall system cost.

# Features

# **Analog Inputs**

- · Stereo Line In Support for external analog input
- Stereo Line In Codec bypass for low power
- MIC bias provided (5.0 x 5.0 mm QFN, 3.0 x 3.0 mm QFN TA2)
- Programmable MIC gain
- ADC 85 dB SNR (-60 dB input) and -73 dB THD+N (VDDA = 1.8 V)

# **Analog Outputs**

- HP Output Capless design
- HP Output 45 mW max into 16 ohm load @ 3.3 V
- HP Output 100 dB SNR (-60 dB input) and -80 dB THD+N (V<sub>DDA</sub> = 1.8 V, 16 ohm load, DAC to headphone)
- Line Out 100 dB SNR (-60 dB input) and -85 dB THD+N (V<sub>DDIO</sub> = 3.3 V)

# Digital I/O


I<sup>2</sup>S port to allow routing to Application Processor

# **Integrated Digital Processing**

- · Freescale Surround, Freescale Bass, tone control/ parametric equalizer/graphic equalizer Clocking/Control
- PLL allows input of an 8.0 MHz to 27 MHz system clock Standard audio clocks are derived from PLL

# Power Supplies

· Designed to operate from 1.62 to 3.6 volts



Note: Only I<sup>2</sup>C is supported in the 3.0 mm x 3.0 mm 20-pin QFN package option.

Figure 1. SGTL5000 Simplified Application Diagram

\* This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2008-2010. All rights reserved.




Document Number: SGTL5000 Rev. 4.0, 9/2010

√RoHS

# **SGTL5000**

AUDIO CODEC



ORDERING INFORMATION									
Device	Temperature Range (T <sub>A</sub> )	Package							
SGTL5000XNLA3/R2	-40°C to 85°C	20 QFN							
SGTL5000XNAA3/R2	-40 0 10 65 0	32 QFN							

# INTERNAL BLOCK DIAGRAM





Figure 2. SGTL5000 Simplified Internal Block Diagram

# **PIN CONNECTIONS**





A functiona	I description	can be found in	Functional I	Description, beginning or	n <u>page 11</u> .
20 Pin QFN	32 Pin QFN	Pin Name	Pin Function	Formal Name	Definition
1	2	HP_R	Analog	Right headphone output	
2	4	HP_VGND	Analog	Headphone virtual ground	Use the widest, shortest trace possible for the HP_VGND
3	5	VDDA	Power	Analog voltage	
4	6	HP_L	Analog	Left headphone output	
-	7	AGND	Analog Ground	Ground	
-	8, 9, 17, 19, 22, 28	NC	No Connect		
5	10	VAG	Analog	DAC VAG filter	
6	11	LINEOUT_R	Analog	Right line out	
7	12	LINEOUT_L	Analog	Left line out	
8	13	LINEIN_R	Analog	Right line in	
9	14	LINEIN_L	Analog	Left line in	
10	15	MIC	Analog	Microphone input	

### Table 1. SGTL5000 Pin Definitions

# 查询"SGTL5000"供应商 Table 1. SGTL5000 Pin Definitions (continued)

A functiona	I description	can be found in	Functional	Description, beginning o	n <u>page 11</u> .
20 Pin QFN	32 Pin QFN	Pin Name	Pin Function	Formal Name	Definition
-	16	MIC_BIAS	Analog	Mic bias	
11	18	CPFILT	Analog	Charge Pump Filter	
12	20	VDDIO	Power	Digital I/O voltage	
13	21	SYS_MCLK	Digital	System master clock	
14	14         23         I2S_LRCLK           15         24         I2S_SCLK           16         25         I2S_DOUT           17         26         I2S_DIN           18         27         CTRL_DATA		Digital	I <sup>2</sup> S frame clock	
15	24	I2S_SCLK	Digital	I <sup>2</sup> S bit clock	
16	25	I2S_DOUT	Digital	I <sup>2</sup> S data output	
17	26	I2S_DIN	Digital	I <sup>2</sup> S data input	
18	27	CTRL_DATA	Digital	I <sup>2</sup> C Mode: Serial Data (SDA); SPI Mode: Serial Data Input (MOSI)	
19	29	CTRL_CLK	Digital	I <sup>2</sup> C Mode: Serial Clock (SCL); SPI Mode: Serial Clock (SCK)	
20	30	VDDD	Digital	Digital voltage	
-	31	CTRL_AD0_CS	Digital	I <sup>2</sup> C Mode: I <sup>2</sup> C Address Select 0; SPI Mode: SPI Chip Select	
-	32	CTRL_MODE	Digital	Mode select for I <sup>2</sup> C or SPI; When pulled low the control mode is I <sup>2</sup> C, when pulled high the control mode is SPI	
PAD	1, 3, 4, PAD	GND	Ground	Ground	The PAD should be soldered to ground. This is a suggestion for mechanical stability but is not required electrically. Star the ground pins of the chip, VAG ground, and all analog inputs/outputs to a single point, then to the ground plane.



# **ELECTRICAL CHARACTERISTICS**

# **MAXIMUM RATINGS**

# Table 2. Maximum Ratings

Exceeding the absolute maximum ratings shown in the following table could cause permanent damage to the part and is not recommended. Normal operation is not guaranteed at the absolute maximum ratings and extended exposure could affect long term reliability.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS		1	
Maximum Digital Voltage	V <sub>DDD</sub>	1.98	V
Maximum Digital I/O Voltage	V <sub>DDIO</sub>	3.6	V
Maximum Analog Supply Voltage	V <sub>DDA</sub>	3.6	V
Maximum voltage on any digital input		GND-0.3 to V <sub>DDIO</sub> +0.3	V
Maximum voltage on any analog input		GND-0.3 to V <sub>DDA</sub> +0.3	V
RECOMMENDED OPERATING CONDITIONS		•	
Digital Voltage (If supplied externally)	V <sub>DDD</sub>	1.1 to 2.0	V
Digital I/O Voltage	V <sub>DDIO</sub>	1.62 to 3.6	V
Analog Supply Voltage	V <sub>DDA</sub>	1.62 to 3.6	V
THERMAL RATINGS		•	
Storage Temperature	T <sub>STG</sub>	- 55 to 125	°C
Operating Temperature			°C
Ambient	T <sub>A</sub>	-40 to 85	

# STATIC ELECTRICAL CHARACTERISTICS

# Table 3. Audio Performance 1

Test Conditions unless otherwise noted:  $V_{DDIO}$  = 1.8 V,  $V_{DDA}$  = 1.8 V,  $T_A$  = 25°C, Slave mode,  $f_S$  = 48 kHz, MCLK = 256  $f_S$ , 24 bit input.

Characteristic	Symbol	Min	Тур	Max	Unit
AUDIO PERFORMANCE					
Line In Input Level		-	0.75	-	V <sub>RMS</sub>
Line In Input Impedance		10	-	-	kOhm
LINE IN -> ADC -> I <sup>2</sup> S OUT				•	
SNR (-60 dB input)		-	85	-	dB
THD+N		-	-70	-	dB
Frequency Response		-	±0.11	-	dB
Channel Separation		-	79	-	dB
LINE IN -> HEADPHONE_LINEOUT (CODEC BYPASS MODE	:)		1		
SNR (-60 dB input)		-	98	-	dB
THD+N (10 kOhm load)		-	-87	-	dB
THD+N (16 Ohm load)		-	-87	-	dB
Frequency Response		-	±0.05	-	dB
Channel Separation (1.0 kHz)			82		dB
<sup>2</sup> S IN -> DAC -> LINE OUT					1
Output Level		-	0.6	-	V <sub>RMS</sub>
SNR (-60 dB input)		-	95	-	dB
THD+N		-	-85	-	dB
Frequency Response		-	±0.12	-	dB
<sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 16 OHM LOAD			1	1	
Output Power		-	17	-	mW
SNR (-60 dB input)		-	100	-	dB
THD+N		-	-80	-	dB
Frequency Response		-	±0.12	-	dB
I <sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 32 OHM LOAD					1
Output Power		-	10	-	mW
SNR (-60 dB input)		-	95	-	dB
THD+N		-	-86	-	dB
Frequency Response		-	±0.11	-	dB
<sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 10 KOHM LOAD		<u> </u>	1	1	1
SNR (-60 dB input)		-	96	-	dB
THD+N		-	-84	-	dB
Frequency Response		-	±0.11	-	dB
PSRR (200 mVp-p @ 1.0 kHz on VDDA)		-	85	-	dB

# Table 4. Audio Performance 2

Test Conditions unless otherwise noted:  $V_{DDIO}$  = 1.8 V,  $V_{DDA}$  = 1.8 V,  $T_A$  = 25°C, Slave mode,  $f_S$  = 48 kHz, MCLK = 256  $f_S$ , 24 bit input. ADC tests were conducted with refbias = -37.5%, all other tests conducted with refbias = -50%.

Characteristic	Symbol	Min	Тур	Мах	Unit
AUDIO PERFORMANCE	1		•		
Line In Input Level		-	1.0	-	V <sub>RMS</sub>
Line In Input Impedance		10	-	-	kOhm
LINE IN -> ADC -> I <sup>2</sup> S OUT				1	
SNR (-60 dB input)		-	90	-	dB
THD+N		-	-72	-	dB
Frequency Response		-	±0.11	-	dB
Channel Separation		-	80	-	dB
LINE IN -> HEADPHONE_LINEOUT (CODEC BYPASS MODE)					
SNR (-60 dB input)		-	102	-	dB
THD+N (10 kOhm load)		-	-89	-	dB
THD+N (16 Ohm load)		-	-87	-	dB
Frequency Response		-	±0.05	-	dB
Channel Separation (1.0 kHz)			81		dB
<sup>2</sup> S IN -> DAC -> LINE OUT				I	
Output Level		-	1.0	-	V <sub>RMS</sub>
SNR (-60 dB input)		-	100	-	dB
THD+N		-	-88	-	dB
Frequency Response		-	±0.12	-	dB
<sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 16 OHM LOAD					
Output Power		-	58	-	mW
SNR (-60 dB input)		-	98	-	dB
THD+N		-	-86	-	dB
Frequency Response		-	±0.12	-	dB
<sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 32 OHM LOAD					
Output Power		-	30	-	mW
SNR (-60 dB input)		-	100	-	dB
THD+N		-	-88	-	dB
Frequency Response		-	±0.11	-	dB
<sup>2</sup> S IN -> DAC -> HEADPHONE OUT - 10 KOHM LOAD	L	1	I	1	
SNR (-60 dB input)		-	97	-	dB
THD+N		-	-85	-	dB
<u> </u>		+			40
Frequency Response		-	±0.11	-	dB

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

#### **Table 5. Dynamic Electrical Characteristics**

Characteristic	Symbol	Min	Тур	Max	Unit
POWER UP TIMING			- <b>I</b> - <b>I</b>		
Time from all supplies powered up and SYS_MCLK present to initial communication. See Figure 4.	t <sub>PC</sub>	1.0 <sup>(2)</sup>	-	-	μs
I2C BUS TIMING <sup>(3)</sup> See <u>Figure 5</u> .					•
I <sup>2</sup> C Serial Clock Frequency	f <sub>I2C_CLK</sub>	-	-	400	kHz
I <sup>2</sup> C Start condition hold time	t <sub>I2CSH</sub>	150	-	-	ns
I <sup>2</sup> C Stop condition setup time	t <sub>I2CSTSU</sub>	150	-	-	ns
I <sup>2</sup> C Data input setup time to rising edge of CTRL_CLK	t <sub>I2CDSU</sub>	125	-	-	ns
I <sup>2</sup> C Data input hold time from falling edge of CTRL_CLK (receiving data)	t <sub>I2CDH</sub>	5.0	-	-	ns
I <sup>2</sup> C Data input hold time from falling edge of CTRL_CLK (driving data)	t <sub>I2CDH</sub>	360	-	-	ns
I <sup>2</sup> C CTRL_CLK low time	t <sub>I2CCLKL</sub>	300	-	-	ns
I <sup>2</sup> C CTRL_CLK high time	t <sub>I2CCLKH</sub>	100	-	-	ns
SPI BUS TIMING <sup>(4)</sup> See <u>Figure 6</u> .	ц				
SPI Serial Clock Frequency	f <sub>SPI_CLK</sub>	-	-	TBD	MHz
SPI data input setup time	t <sub>SPIDSU</sub>	10	-	-	ns
SPI data input hold time	t <sub>SPIDH</sub>	10	-	-	ns
SPI CTRL_CLK low time	t <sub>SPICLKL</sub>	TBD	-	-	ns
SPI CTRL_CLK high time	t <sub>SPICLKH</sub>	TBD	-	-	ns
SPI clock to chip select	t <sub>CCS</sub>	60	-	-	ns
SPI chip select to clock	t <sub>CSC</sub>	20	-	-	ns
SPI chip select low	t <sub>CSL</sub>	20	-	-	ns
SPI chip select high	t <sub>CSH</sub>	20			ns
SPECIFICATIONS AND TIMING FOR THE I <sup>2</sup> S PORT <sup>(5)</sup> See <u>Figure 7</u> .					
Frequency of I <sup>2</sup> S_LRCLK	f <sub>LRCLK</sub>	TBD	-	-96	kHz
Frequency of I <sup>2</sup> S_SCLK	f <sub>SCLK</sub>	-	32*f <sub>LRCLK</sub> 64*f <sub>LRCLK</sub>	-	kHz
l <sup>2</sup> S delay	t <sub>I2S_D</sub>	-	-	10	ns
I <sup>2</sup> S setup time	t <sub>I2S_S</sub>	10	-	-	ns
I <sup>2</sup> S hold time	t <sub>I2S_H</sub>	10	-	-	ns


Notes

1. The SGTL5000 has an internal reset that is deasserted 8 SYS\_MCLK cycles after all power rails have been brought up. After this time, communication can start.

2. 1.0  $\mu s$  represents 8 SYS\_MCLK cycles at the minimum 8.0 MHz SYS\_MCLK.


- 3. This section provides timing for the SGTL5000 while in  $I^2C$  mode (CTRL\_MODE = 0).
- 4. This section provides timing for the SGTL5000 while in SPI mode (CTRL\_MODE = 1)
- 5. The following are the specifications and timing for  $I^2S$  port. The timing applies to all formats.

# TIMING DIAGRAMS



ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS

# 查询"SGTL5000"供应商



# FUNCTIONAL DESCRIPTION

# **INTRODUCTION**

The SGTL5000 is a low power stereo codec with integrated headphone amplifier. It is designed to provide a complete audio solution for portable products needing line-in, mic-in, line-out, headphone-out, and digital I/O. Deriving it's architecture from best in class Freescale integrated products that are currently on the market, the SGTL5000 is able to achieve ultra low power with very high performance and functionality, all in one of the smallest footprints available. Target markets include portable media players, GPS units and smart phones. Features such as capless headphone design and USB clocking mode (12 MHz SYS\_MCLK input) help lower overall system cost.

In summary, the SGTL5000 accepts the following inputs: • Line input

- Microphone input, with mic bias (mic bias only available in 32QFN version)
- Digital I<sup>2</sup>S input

In addition, the SGTL5000 supports the following outputs:

- · Line output
- · Headphone output
- Digital I<sup>2</sup>S output

The following digital audio processing is included to allow for product differentiation:

- Digital mixer
- Freescale Surround
- Freescale Bass Enhancement
- Tone Control, parametric equalizer, and graphic equalizer The SGTL5000 can accept an external standard master

clock at a multiple of the sampling frequency (i.e. 256\*Fs, 385\*Fs, 512\*Fs). In addition it can take non standard frequencies and use the internal PLL to derive the audio clocks. The device supports 8.0 kHz, 11.025 kHz, 16 kHz, 22.5 kHz, 24 kHz, 32 kHz, 44.1kHz, 48 kHz, 96 kHz sampling frequencies.

# FUNCTIONAL INTERNAL BLOCK DESCRIPTION

# SYSTEM BLOCK DIAGRAM W/ SIGNAL FLOW AND GAIN MAP

<u>Figure 8</u> shows a block diagram that highlights the signal flow and gain map for the SGTL5000.

To guarantee against clipping it is important that the gain in a signal path in addition to the signal level does not exceed 0 dB at any point.




Figure 8. System Block Diagram, Signal Flow and Gain

**SGTL5000** 

#### FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION

#### 查询"SGTL5000"供应商 POWER

The SGTL5000 has a flexible power architecture to allow the system designer to minimize power consumption and maximize performance at the lowest cost.

# **External Power Supplies**

The SGTL5000 requires 2 external power supplies: VDDA and VDDIO. An optional third external power supply VDDD may be provided externally to achieve lower power. A description for the different power supplies is as follows:

- VDDA: This external power supply is used for the internal analog circuitry including ADC, DAC, LINE inputs, MIC inputs, headphone outputs and reference voltages. VDDA supply ranges are shown in Maximum Ratings. A decoupling cap should be used on VDDA, as shown in the typical application diagrams in Typical Applications.
- VDDIO: This external power supply controls the digital I/O levels as well as the output level of LINE outputs. VDDIO supply ranges are shown in Maximum Ratings. A decoupling cap should be used on VDDIO as shown in the typical application diagrams in Typical Applications.

Note that if VDDA and VDDIO are derived from the same voltage, a single decoupling capacitor can be used to minimize cost. This capacitor should be placed closest to VDDA.

 VDDD: This is a digital power supply that is used for internal digital circuitry. For a low cost design, this supply can be derived from an internal regulator and no external components are required. If no external supply is applied to VDDD, the internal regulator will automatically be used. For lowest power, this supply can be driven at the lowest specified voltage given in Maximum Ratings. If an external supply is used for VDDD, a decoupling capacitor is recommended. VDDD supply ranges are shown in Maximum Ratings, for when externally driven. If the system drives VDDD externally, an efficient switching supply should be used or no system power savings will be realized.

### **Internal Power Supplies**

The SGTL5000 has two exposed internal power supplies, VAG and charge pump.

- VAG is the internal voltage reference for the ADC and DAC. After startup the voltage of VAG should be set to VDDA/2 by writing CHIP\_REF\_CTRL->VAG\_VAL. Refer to programming Chip Powerup and Supply Configurations. The VAG pin should have an external filter capacitor as shown in the typical application diagram.
- Chargepump: This power supply is used for internal analog switches. If VDDA or VDDIO is greater than 2.7 V, this supply is automatically driven from the highest of

VDDIO and VDDA. If both VDDIO and VDDA are less than 3.1 V, then the user should turn on the charge pump function to create the chargepump rail from VDDIO by writing *CHIP\_ANA\_POWER-> VDDC\_CHRGPMP\_POWERUP* register. Refer to programming Chip Powerup and Supply Configurations.

 LINE\_OUT\_VAG is the line output voltage reference. It should be set to VDDIO/2 by writing CHIP\_LINE\_OUT\_CTRL->LO\_VAGCNTRL.

### **Power Schemes**

The SGTL5000 supports a flexible architecture and allows the system designer to minimize power or maximize BOM savings.

- For maximum cost savings, all supplies can be run at the same voltage.
- Alternatively for minimum power, the analog and digital supplies can be run at minimum voltage while driving the digital I/O voltage at the voltage needed by the system.
- To save power, independent supplies are provided for line outputs and headphone outputs. This allows for 1VRMS line outputs while using minimal headphone power.
- For best power, VDDA should be run at the lowest possible voltage required for the maximum headphone output level. For highest performance, VDDA should be run at 3.3 V. For most applications a lower voltage can be used for the best performance/power combination.

# RESET

The SGTL5000 has an internal reset that is deasserted 8 SYS\_MCLKs after all power rails have been brought up. After this time communication can start. See Dynamic Electrical Characteristics.

# CLOCKING

Clocking for the SGTL5000 is provided by a system master clock input (SYS\_MCLK). SYS\_MCLK should be synchronous to the sampling rate (Fs) of the I<sup>2</sup>S port. Alternatively any clock between 8.0 and 27 Mhz can be provided on SYS\_MCLK and the SGTL5000 can use an internal PLL to derive all internal and I<sup>2</sup>S clocks. This allows the system to use an available clock such as 12 MHz (common USB clock) for SYS\_MCLK to reduce overall system costs.

### Synchronous SYS\_MCLK input

The SGTL5000 supports various combinations of SYS\_MCLK frequency and sampling frequency as shown in Table 6. Using a synchronous SYS\_MCLK allows for lower power as the internal PLL is not used.

#### Table 6. Synchronous MCLK Rates

CLOCK	SUPPORTED RATES	UNITS
System Master Clock (SYS_MCLK)	256, 384, 512	Fs
Sampling Frequency (Fs)	8, 11.025, 16, 22.5, 32, 44.1, 48, 96 <sup>(6)</sup>	kHz

Notes


6. For a sampling frequency of 96 kHz, only 256 Fs SYS MCLK is supported

### Using the PLL - Asynchronous SYS MCLK input

An integrated PLL is provided in the SGTL5000 that allows any clock from 8.0 to 27 MHz to be connected to SYS MCLK. This can help save system costs, as a clock available elsewhere in the system can be used to derive all audio clocks using the internal PLL. In this case, the clock input to SYS MCLK can be asynchronous with the sampling frequency needed in the system. For example, a 12 MHz

clock from the system processor could be used as the clock input to the SGTL5000.

Three register fields need to be configured to properly use the PLL. They are CHIP\_PLL\_CTRL->INT\_DIVISOR, CHIP\_PLL\_CTRL->FRAC\_DIVISOR and CHIP\_CLK\_TOP\_CTRL->INPUT\_FREQ\_DIV2. Figure 9 shows a flowchart that shows how to determine the values to program in the register fields.



For example, when a 12 MHz digital signal is placed on MCLK, for a 48 kHz frame clock

CHIP CLK TOP CTRL->INPUT FREQ DIV2 = 0 // SYS MCLK < 17 MHz CHIP\_PLL\_CTRL->INT\_DIVISOR = FLOOR

(196.608 MHz/12 MHz) = 16 (decimal)

CHIP PLL CTRL->FRAC DIVISOR = ((196.608 MHz/ 12 MHz) - 16) \* 2048 = 786 (decimal)

Refer to PLL programming PLL Configuration.

# AUDIO SWITCH (SOURCE SELECT SWITCH)

The audio switch is the central routing block that controls the signal flow from input to output. Any single input can be routed to any single or multiple outputs.

Any signal can be routed to the Digital Audio Processor (DAP). The output of the DAP (an input to the audio switch) can in turn be routed to any physical output. The output of the DAP can not be routed into itself. Refer to Digital Audio Processing, for DAP information and configuration.

It should be noted that the analog bypass from Line input to headphone output does not go through the audio switch.

#### FUNCTIONAL DESCRIPTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION

# 查询"SGTL5000"供应商

To configure a route, the CHIP\_SSS\_CTRL register is used. Each output from the source select switch has its own register field that is used to select what input is routed to that output.

For example, to route the I<sup>2</sup>S digital input through the DAP and then out to the DAC (headphone) outputs write SSS\_CTRL->DAP\_SELECT to 0x1 (selects I2S\_IN) and SSS\_CTRL->DAC\_SELECT to 0x3 (selects DAP output).

# ANALOG INPUT BLOCK

The analog input block contains a stereo line input and a microphone input with mic bias (in the 32 QFN package). Either input can be routed to the ADC. The line input can also configured to bypass the CODEC and be routed the analog input directly to the headphone output.

# Line Inputs

One stereo line input is provided for connection to line sources such as an FM radio or MP3 input.

The source should be connected to the left and right line inputs through series coupling capacitors. The suggested value is shown in the typical application diagram in Typical Applications.

As detailed in ADC, the line input can be routed to the ADC.

The line input can also be routed to the headphone output by writing *CHIP\_ANA\_CTRL->SELECT\_HP*. This selection bypasses the ADC and audio switch and routes the line input directly to the headphone output to enable a very low power pass through.

# **Microphone Input**

One mono microphone input is provided for uses such as voice recording.

Mic bias is provided in the 32QFN package. The mic bias is can be programmed with the *CHIP\_MIC\_CTRL-* >*BIAS\_VOLT* register field. Values from 1.25 V to 3.00 V are supported in 0.25 V steps. Mic bias should be set less than 200 mV from VDDA, e.g. with VDDA at 1.70 V, Mic bias should be set no greater than 1.50 V.

The microphone should be connected through a series coupling capacitor. The suggested value is shown in the typical connection diagram.

The microphone has programmable gain through the *CHIP\_MIC\_CTRL->GAIN* register field. Values of 0 dB, +20 dB, +30 dB and +40 dB are available.

# ADC

The SGTL5000 contains an ADC who takes its input from either the line input or a microphone. The register field *CHIP\_ANA\_CTRL->SELECT\_ADC* controls this selection. The output of the ADC feeds the audio switch.

The ADC has its own analog gain stage that provides 0 to +22.5 dB of gain in 1.5 dB steps. A bit is available that shifts this range down by 6.0 dB to effectively provide -6.0 dB to

+16.5 dB of gain. The ADC gain is controlled in the CHIP\_ANA\_ADC\_CTRL register.

The ADC has an available zero cross detect (ZCD) that will prevent any volume change until a zero-volt crossing of the audio signal is detected. This helps in eliminating pop or other audio anomalies. If the ADC is to be used, the chip reference bias current should not be set to -50% when in 3.0 V mode.

# ANALOG OUTPUTS

The SGTL5000 contains a single stereo DAC that can be used to drive a headphone output and a line output. The DAC receives its input from the audio switch. The headphone output and the line output can be driven at the same time from the DAC.

The headphone output can also be driven directly by the line input bypassing the ADC and DAC for a very low power mode of operation.

The headphone output is powered by VDDA while the line output is powered by VDDIO. This allows the headphone output to be run at the lowest possible voltage while the line output can still meet line output level requirements.

# DAC

The DAC output is routed to the headphone and the dedicated line output.

The DAC output has a digital volume control from -90 dB to 0 dB in ~0.5 dB step sizes. This volume is shared among headphone output and line output. The register *CHIP\_DAC\_VOL* controls the DAC volume.

# Headphone

Stereo headphone outputs are provided which can be used to drive a headphone load or a line level output. The headphone output has its own independent analog volume control with a volume range of -52 dB to +12 dB in 0.5 dB step sizes. This volume control can be used in addition to the DAC volume control. For best performance the DAC volume control should be left at 0 dB until the headphone is brought to its lowest setting of -52 dB. The register *CHIP\_ANA\_HP\_CTRL* is used to control the headphone volume.

The headphone output has an independent mute that is controlled by the register field *CHIP\_ANA\_CTRL- >MUTE HP*.

The line input is routed to the headphone output by writing *CHIP\_ANA\_CTRL->SELECT\_HP*. This selection bypasses the ADC and audio switch and routes the line input directly to the headphone output to enable a very low power pass through. When the line input is routed to the headphone output, only the headphone analog volume and mute will affect the headphone output.

The headphone has an available zero cross detect (ZCD) which, as previously described, will prevent any volume change until a zero-volt crossing of the audio signal is detected. This helps in eliminating pop or other audio anomalies.

# 查询"SGTL5000"供应商 Line Outputs

The SGTL5000 contains a stereo line output. The line output has a dedicated gain stage that can be used to adjust the output level. The *CHIP\_LINE\_OUT\_VOL* controls the line level output gain.

The line outputs also have a dedicated mute that is controlled by the register field CHIP\_ANA\_CTRL->MUTE\_LO.

The line out volume is intended as maximum output level adjustment. It is intended to be used to set the maximum output swing. It does not have the range of a typical volume control and does not have a zero cross detect (ZCD). However the dac digital volume could be used if volume control is desired.

# FUNCTIONAL DEVICE OPERATION

# POWER CONSUMPTION

### Table 7. Power Consumption: V<sub>DDA</sub>=1.8 V, V<sub>DDIO</sub>=1.8 V

MODE	CURR	N (MA)		
MODE	V <sub>DDD</sub>	V <sub>DDA</sub>	V <sub>DDIO</sub>	POWER (MW)
Playback (I <sup>2</sup> S->DAC->Headphone)	-	2.54	0.9	6.19
Playback with DAP ((I <sup>2</sup> S->DAP->DAC->Headphone)	-	3.59	0.9	8.08
Playback/Record (I <sup>2</sup> S->DAC->Headphone, ADC->I <sup>2</sup> S)	-	3.71	1.10	8.67
Record (ADC->I <sup>2</sup> S)	-	2.29	1.06	6.02
Analog playback, CODEC bypassed (LINEIN->HP)	-	1.48	0.89	4.27
Standby, all analog power off	-	0.019	0.002	0.038
Playback with PLL (I <sup>2</sup> S->DAC->HP)	-	3.01	2.17	9.31

 $V_{DDD}$  derived internally @ 1.2 V, slave mode except for PLL case, 32 ohm load on HP, Conditions: -100 dBFs signal input, slave mode unless otherwise noted, paths tested as indicated, unused paths turned off.

A further 0.5-1.0 mW reduction in power is expected with TA2 silicon.

# Table 8. Power Consumption: $V_{DDA}$ =3.3 V, $V_{DDIO}$ =3.3 V

MODE	CURR	ENT CONSUMPTIO	N (MA)	POWER(MW)	
WODE	V <sub>DDD</sub>	V <sub>DDA</sub>	V <sub>DDIO</sub>	POWER(MW)	
Playback (I <sup>2</sup> S->DAC->Headphone)	-	3.45	0.067	11.60	
Playback with DAP ((I <sup>2</sup> S->DAP->DAC->Headphone)	-	4.49	0.067	15.03	
Playback/Record (I <sup>2</sup> S->DAC->Headphone, ADC->I <sup>2</sup> S)	-	4.67	0.343	16.53	
Record (ADC->I <sup>2</sup> S)	-	2.90	0.296	10.56	
Analog playback, CODEC bypassed (LINEIN->HP)	-	1.91	0.039	6.43	
Standby, all analog power off	-	0.04	0.002	0.139	
Playback with PLL (I <sup>2</sup> S->DAC->HP)	-	3.92	2.76	22.05	

# **DIGITAL INPUT & OUTPUT**

One  $I^2S$  (Digital Audio) Port is provided which supports the following formats:  $I^2S$ , Left Justified, Right Justified, and PCM mode.

# I<sup>2</sup>S, Left Justified, and Right Justified Modes

I<sup>2</sup>S, Left Justified and Right Justified modes are stereo interface formats. The I2S\_SCLK frequency, I2S\_SCLK polarity, I2S\_DIN/DOUT data length, and I2S\_LRCLK polarity can all be change through the *CHIP\_I2S\_CTRL* 


register. For I2S, Left Justified and Right Justified formats the left subframe should always be presented first regardless of the CHIP\_I2S\_CTRL->LRPOL setting.

The I2S\_LRCLK and I2S\_SCLK can be programmed as master (driven to an external target) or slave (driven from an external source). When the clocks are in slave mode, they must be synchronous to SYS\_MCLK. For this reason the

SGTL5000 can only operate in synchronous mode (see Clocking) while in I<sup>2</sup>S slave mode.

In master mode, the clocks will be synchronous to SYS\_MCLK or the output of the PLL when the part is running in asynchronous mode.

Figure 10 shows functional examples of different common digital interface formats and their associated register settings.





#### FUNCTIONAL DEVICE OPERATION FUNCTIONAL INTERNAL BLOCK DESCRIPTION

# 查询"SGTL5000"供应商 PCM Mode


The I<sup>2</sup>S port can also be configured into a PCM mode (also known as DSP mode). This mode is provided to allow connectivity to external devices such as Bluetooth modules. PCM mode differs from other interface formats presented in I2S, Left Justified, and Right Justified Modes, in that the frame clock (I2S\_LRCLK) does not represent a different channel when high or low, but is a bit-wide pulse that marks the start of a frame. Data is aligned such that the left channel data is immediately followed by right channel data. Zero padding is filled in for the remaining bits. The data and frame

clock may be configured to clock in on the rising or falling edge of Bit Clock.

PCM Format A signifies the data word beginning one SCLK bit following the I2S\_LRCLK transition, as in I<sup>2</sup>S Mode. PCM Format B signifies the data word beginning after the I2S\_LRCLK transition, as in Left Justified.

In slave mode, the pulse width of the I2S\_LRCLK does not matter. The pulse can range from one cycle high to all but one cycle high. In master mode, it will be driven one cycle high.

Figures 11 shows a functional drawing of the different formats in master mode.




## DIGITAL AUDIO PROCESSING

The SGTL5000 contains a digital audio processing block (DAP) attached to the source select switch. The digitized signal from the source select switch can be routed into the DAP block for audio processing. The DAP has the following 5 sub blocks:

· Dual Input Mixer

- · Freescale Surround
- Freescale Bass Enhancement
- 7-Band Parameter EQ / 5-Band Graphic EQ / Tone Control (only one can be used at a time)
- Automatic Volume Control (AVC)

The block diagram in <u>Figure 12</u> shows the sequence in which the signal passes through these blocks.



### Figure 12. Digital Audio Processing Block Diagram


When the DAP block is added in the route, it must be enabled separately to get audio through. It is recommended to mute the outputs before enabling/disabling the DAP block to avoid any pops or clicks due to discontinuities in the output.

Refer to Digital Audio Processor Configuration for programming examples on how to enable/disable the DAP block.

Each sub-block of the DAP can be individually disabled if its processing is not required. The sections below describes the DAP sub-blocks and how to configure them.

### **Dual Input Mixer**

The dual input digital mixer allows for two incoming streams from the source select switch as shown in DAP - Dual Input Mixer.



Mix Channel Volume DAP\_MIX\_CHAN->VOL

### Figure 13. DAP - Dual Input Mixer

The Dual Input Mixer can be enabled or configured in a pass-through mode (Main channel will be passed through without any mixing). When enabled, the volume of the main and mix channels can be independently controlled before they are mixed together.


The volume range allowed on each channel is 0% to 200% of the incoming signal level. The default is 100% (same as input signal level) volume on the main input and 0% (muted) on the mix input.

Refer to Dual Input Mixer for programming examples on how to enable/disable the mixer and also to set the main and mix channel volume.

## Freescale Surround

Freescale Surround is a royalty free virtual surround algorithm for stereo or mono inputs. It widens and deepens sound stage for music input.

#### FUNCTIONAL DEVICE OPERATION FUNCTIONAL INTERNAL BLOCK DESCRIPTION




The SGTL Surround can be enabled or configured in passthrough mode (input will be passed through without any processing). When enabling the Surround, mono or stereo input type must be selected based on the input signal. Surround width may be adjusted for the size of the sound stage.

Refer to Freescale Surround and Freescale Surround On/ Off for a programming example on how to configure Surround width and how to enable/disable Surround.

#### **Freescale Bass Enhance**

Freescale Bass Enhance is a royalty-free algorithm that enhances natural bass response of the audio. Bass Enhance extracts bass content from right and left channels, adds bass and mixes this back up with the original signal. An optional complementary high pass filter is provided after the mixer.



#### Figure 14. DAP- Freescale Bass Enhance

The SGTL Bass Enhance can be enabled or configured in pass-through mode (input will be passed through without any processing).

The cutoff frequency of the low-pass filter (LPF) can be selected based on the speakers frequency response. The cutoff frequency of the low-pass and high-pass filters are selectable between 80 to 225 Hz. Also, the input signal and bass enhanced signal can be individually adjusted for level before the two signals are mixed.

Refer to Freescale Bass Enhance and Bass Enhance On/ Off for a programming example on how to configure Bass Enhance and how to enable/disable this feature.

# 7-Band Parametric EQ / 5-Band Graphic EQ / Tone Control

One 7-band parametric equalizer (PEQ) and one 5-band graphic equalizer (GEQ) and a Tone Control (Bass and


Treble control) blocks are implemented as mutually exclusive blocks. Only one block can be used at a given time.

Refer to 7-Band Parametric EQ / 5-Band Graphic EQ / Tone Control for a programming example that shows how to select the desired EQ mode.

#### 7-Band Parametric EQ

The 7-band PEQ allows the designer to compensate for speaker response and to provide the ability to filter out resonant frequencies caused by the physical system design. The system designer can create custom EQ presets such Rock, Speech, Classical, etc, that allows the users the flexibility in customizing their audio.

The 7-band PEQ is implemented using 7 cascaded second order IIR filters. All filters are implemented using programmable bi-quad filters. Figure 15 shows the transfer function and Direct Form 1 of the five coefficient biquadratic filter.





If a band is enabled but is not being used (flat response), then a value of 0.5 should be put in  $b_0$  and all other coefficients should be set to 0.0. Note that the coefficients must be converted to hex values before writing to the registers. By default, all the filters are loaded with coefficients to give a flat response.

In order to create EQ presets such as Rock, Speech, Classical, etc, the coefficients must be calculated, converted to 20-bit hex values and written to the registers. Note that coefficients are sample-rate dependent and separate coefficients must be generated for different sample rates. Please contact Freescale for assistance with generating the coefficients.

Refer to 7-Band PEQ Preset Selection for a programming example that shows how load the filter coefficients when the end-user changes the preset.

PEQ can be disabled (pass-through mode) by writing 0 to DAP\_AUDIO\_EQ->EN bits.

### 5-Band Graphic EQ

The 5-band graphic equalizer is implemented using 5 parallel second order IIR filters. All filters are implemented using biquad filters whose coefficients are programmed to set the bands at specific frequency. The GEQ bands are fixed at

115 Hz, 330 Hz, 990 Hz, 3000 Hz, and 9900 Hz. The volume on each band is independently adjustable in the range of +12 dB to -11.75 dB in 0.25 dB steps.

Refer to 5-Band GEQ Volume Change for a programming example that shows how to change the GEQ volume.

#### **Tone Control**

Tone control comprises treble and bass controls. The tone control is implemented as one 2nd order low pass filter (bass) and one 2nd order high pass filter (treble).

Refer to Tone Control - Bass and Treble Change for a programming example that shows how to change Bass and Treble values.

#### Automatic Volume Control (AVC)

An Automatic Volume Control (AVC) block is provided to reduce loud signals and amplify low level signals for easier listening. The AVC is designed to compress audio when the measured level is above the programmed threshold or to expand the audio to the programmed threshold when the measured audio is below the threshold. The threshold level is programmable with allowed range of 0 to -96 dB. Figure 16 shows the AVC block diagram and controls.

#### FUNCTIONAL DEVICE OPERATION FUNCTIONAL INTERNAL BLOCK DESCRIPTION

# 查询"SGTL5000"供应商




Figure 16. DAP AVC Block Diagram

1<sup>2</sup>C

When the measured audio level is below threshold, the AVC can apply a maximum gain of up to 12 dB. The maximum gain can be selected, either 0, 6, or 12 dB. When the maximum gain is set to 0 dB the AVC acts as a limiter. In this case the AVC will only take effect when the signal level is above the threshold.

The rate at which the incoming signal is attenuated down to the threshold is called the attack rate. Too high of an attack will cause an unnatural sound as the input signal is distorted. Too low of an attack may cause saturation of the output as the incoming signal will not be compressed quickly enough. The attack rate is programmable with allowed range of 0.05 dB/s to 200 dB/s.

When the signal is below the threshold, AVC will adjust the volume up until either the threshold or the maximum gain is reached. The rate at which this volume is changed is called the decay rate. The decay rate is programmable with allowed range of 0.8 dB/s to 3200 dB/s. It is desirable to use very slow decay rate to avoid any distortion in the signal and prevent the AVC from entering a continuous attack-decay loop.

Refer to Automatic Volume Control (AVC) and Automatic Volume Control (AVC) On/Off for a programming example that shows how to configure AVC and how to enable/disable AVC respectively.

# CONTROL

The SGTL5000 supports both  $I^2C$  and SPI control modes. The CTRL\_MODE pin chooses which mode will be used. When CTRL\_MODE is tied to ground, the control mode is  $I^2C$ . When CTRL\_MODE is tied to VDDIO, the control mode is SPI.

Regardless of the mode, the control interface is used for all communication with the SGTL5000 including startup configuration, routing, volume, etc.

The  $I^2C$  port is implemented according to the  $I^2C$  specification v2.0. The  $I^2C$  interface is used to read and write all registers.

For the 32 QFN version of the SGTL5000, the  $I^2C$  device address is 0n01010(R/W) where n is determined by I2C\_ADR0\_CS and R/W is the read/write bit from the  $I^2C$  protocol.

For the 20 QFN version of the SGTL5000 the  $I^2C$  address is always 0001010(R/W).

The SGTL5000 is always the slave on all transactions which means that an external master will always drive CTRL\_CLK.

In general an I<sup>2</sup>C transaction looks as follows.

All locations are accessed with a 16 bit address. Each location is 16 bits wide.

An example I<sup>2</sup>C write transaction follows:

- Start condition
- · Device address with the R/W bit cleared to indicate write
- Send two bytes for the 16 bit register address (most significant byte first)
- Send two bytes for the 16 bits of data to be written to the register (most significant byte first)
- Stop condition An I<sup>2</sup>C read transaction is defined as follows:
- Start condition
- · Device address with the R/W bit cleared to indicate write
- Send two bytes for the 16 bit register address (most significant byte first)
- Stop Condition followed by start condition (or a single restart condition)
- · Device address with the R/W bit set to indicate read
- Read two bytes from the addressed register (most significant byte first)
- Stop condition

Figure 17 shows the functional I<sup>2</sup>C timing diagram.

I2C Address X DO) Start Condition Stop Condition

# Figure 17. Functional I<sup>2</sup>C Diagram

SGTL500

The protocol has an auto increment feature. Instead of sending the stop condition after two bytes of data, the master may continue to send data byte pairs for writing, or it may send extra clocks for reading data byte pairs. In either case, the access address is incremented after every two bytes of data. A start or stop condition from the I<sup>2</sup>C master interrupts the current command. For reads, unless a new address is written, a new start condition with R/W=0 reads from the current address and continues to auto increment.

The following diagrams describe the different access formats. The gray fields are from the  $I^2C$  master, and the

white fields are the SGTL5000 responses. Data [n] corresponds to the data read from the address sent, data[n+1] is the data from the next register, and so on.

- S = Start Condition
- Sr = Restart Condition
- A = Ack
- N = Nack
- P = Stop Condition

TA2 silicon will allow for up to a 3.6 V I<sup>2</sup>C signal level, regardless of the VDDIO level.

#### Table 9. Write Single Location

S	Device	W	А	ADDR	Α	ADDR	А	DATA	А	DATA	А	Р
	Address	(0)		byte 1		byte 0		byte 1		byte 0		

#### Table 10. Write Auto increment

-																	
	S	Device	W	А	start	Α	start	А	DATA	А	DATA	А	DATA	А	DATA	А	Р
		Address	(0)		ADDR		ADDR		[n]		[n]		[n+1]		[n+1]		
					byte 1		byte 0		byte 1		byte 0		byte 1		byte 0		

### Table 11. Read Single Location

S	Device Address	W (0)	A	ADDR byte 1	A	ADDR byte 0	A	Sr	Device Address	R (1)	A	DATA byte 1	A	DATA byte 0	N	Ρ
---	-------------------	----------	---	----------------	---	----------------	---	----	-------------------	----------	---	----------------	---	----------------	---	---

# Table 12. Read Auto increment

S	Device	W	А	start	А	start	А	Sr	Device	R	А	DATA	А	DATA	А	DATA	А	DATA	Ν	Р
	Address	(0)		ADDR		ADDR			Address	(1)		[n]		[n]		[n+1]		[n+1]		
				byte 1		byte 0						byte 1		byte 0		byte 1		byte 0		


#### Table 13. Read Continuing Auto increment

S	Device	R	А	DATA	А	DATA	А	DATA	А	DATA	Ν	Р
	Address			[n+2]		[n+2]		[n+3]		[n+3]		
				byte 1		byte 0		byte 1		byte 0		

#### SPI

Serial Peripheral Interface (SPI) is a communications protocol supported by the SGTL5000. The SGTL5000 is always a slave. The CTRL\_AD0\_CS is used as the slave select (SS) when the master wants to select the SGTL5000 for communication. CTRL\_CLK is connected to master's SCLK and CTRL\_DATA is connected to master's MOSI line. The part only supports allows SPI write operations and does not support read operations.

Figure 18 shows the functional timing diagram of the SPI communication protocol as supported by SGTL5000 chip. Note that on the rising edge of the SS, the chip latches to previous 32 bits of data. It interprets the latest 16-bits as register value and 16-bits preceding it as register address.



#### FUNCTIONAL DEVICE OPERATION PROGRAMMING EXAMPLES

# 查询"SGTL5000"供应商

# **PROGRAMMING EXAMPLES**

This section provides programming examples showing how to configure the chip. The registers can be written/read by using  $l^2C$  communication protocol. The chip also supports SPI communication protocol, but only register write operation is supported.

# PROTOTYPE FOR READING AND WRITING A REGISTER

The generic register read write prototype will be used throughout this section as shown below. The I<sup>2</sup>C or SPI implementation will be specific to the I<sup>2</sup>C/SPI hardware used in the system. // This prototype writes a value to the entire register. All // bit-fields of the register will be written. Write REGISTER REGISTERVALUE // This prototype writes a value only to the bit-field specified. // In the actual implementation, the other bit-fields should be // masked to prevent them from being written. Also, the // actual implementation should left-shift the BITFIELDVALUE // by appropriate number to match the starting bit location of // the BITFIELD. Modify REGISTER -> BITFIELD, BITFIELDVALUE //Bitfield Location // Example implementation // Modify DAP EN (bit 0) bit to value 1 to enable DAP block Modify(DAP CONTROL REG, 0xFFFE, 1 << DAP\_EN\_STARTBIT); // Example Implementation of Modify void Modify(unsigned short usRegister, unsigned short usClearMask, unsigned short usSetValue) { unsigned short usData; // 1) Read current value ReadRegister(usRegister, &usData); // 2) Clear out old bits usData = usData & usClearMask; // 3) set new bit values usData = usData | usSetValue; // 4) Write out new value created WriteRegister(usRegister, usData); } **CHIP CONFIGURATION** All outputs (LINEOUT, HP\_OUT, I2S\_OUT) are muted by

default on power up. To avoid any pops/clicks, the outputs should remain muted during these chip configuration steps. Volume Control for volume and mute control.

### Initialization

### Chip Powerup and Supply Configurations

After the power supplies for chip is turned on, following initialization sequence should be followed. Please note that certain steps may be optional or different values may need to be written based on the power supply voltage used and desired configuration. The initialization sequence below assumes VDDIO = 3.3 V and VDDA = 1.8 V.

//----- Power Supply Configuration-// NOTE: This next 2 Write calls is needed ONLY if VDDD is // internally driven by the chip // Configure VDDD level to 1.2V (bits 3:0) Write CHIP\_LINREG\_CTRL 0x0008 // Power up internal linear regulator (Set bit 9) Write CHIP\_ANA\_POWER 0x7260 // NOTE: This next Write call is needed ONLY if VDDD is // externally driven // Turn off startup power supplies to save power (Clear bit 12 and 13) Write CHIP ANA POWER 0x4260 // NOTE: The next 2 Write calls is needed only if both VDDA and // VDDIO power supplies are less than 3.1V. // Enable the internal oscillator for the charge pump (Set bit 11) Write CHIP\_CLK\_TOP\_CTRL 0x0800 // Enable charge pump (Set bit 11) Write CHIP ANA POWER 0x4A60 // NOTE: The next 2 modify calls is only needed if both VDDA and // VDDIO are greater than 3.1 V // Configure the chargepump to use the VDDIO rail (set bit 5 and bit 6) Write CHIP\_LINREG\_CTRL 0x006C //---- Reference Voltage and Bias Current Configuration----// NOTE: The value written in the next 2 Write calls is dependent // on the VDDA voltage value. // Set ground, ADC, DAC reference voltage (bits 8:4). The value should // be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.// The bias current should be set to 50% of the nominal value (bits 3:1) Write CHIP\_REF\_CTRL 0x004E // Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0) and bias current (bits 11:8) to the recommended value of 0.36 mA for 10 kOhm load with 1.0 nF capacitance Write CHIP\_LINE\_OUT\_CTRL 0x0322 //-----Other Analog Block Configurations------// Configure slow ramp up rate to minimize pop (bit 0) Write CHIP\_REF\_CTRL 0x004F // Enable short detect mode for headphone left/right // and center channel and set short detect current trip level // to 75 mA Write CHIP SHORT CTRL 0x1106

// Enable Zero-cross detect if needed for HP\_OUT (bit 5) and ADC (bit 1)

Write CHIP\_ANA\_CTRL 0x0133

//-----Power up Inputs/Outputs/Digital Blocks------

// Power up LINEOUT, HP, ADC, DAC

Write CHIP\_ANA\_POWER 0x6AFF

// Power up desired digital blocks

// I2S\_IN (bit 0), I2S\_OUT (bit 1), DAP (bit 4), DAC (bit 5),

// ADC (bit 6) are powered on

Write CHIP\_DIG\_POWER 0x0073

//-----Set LINEOUT Volume Level-----

// Set the LINEOUT volume level based on voltage reference
(VAG)

// values using this formula

// Value = (int)(40\*log(VAG\_VAL/LO\_VAGCNTRL) + 15)
// Assuming VAG\_VAL and LO\_VAGCNTRL is set to 0.9 V and
1.65 V respectively, the // left LO vol (bits 12:8) and right LO
volume (bits 4:0) value should be set // to 5
Write CHIP LINE OUT VOL 0x0505

### System MCLK and Sample Clock

// Configure SYS\_FS clock to 48 kHz
// Configure MCLK\_FREQ to 256\*Fs
Modify CHIP\_CLK\_CTRL->SYS\_FS 0x0002 // bits 3:2
Modify CHIP\_CLK\_CTRL->MCLK\_FREQ 0x0000 // bits 1:0
// Configure the I<sup>2</sup>S clocks in master mode

// NOTE: I<sup>2</sup>S LRCLK is same as the system sample clock Modify CHIP\_I2S\_CTRL->MS 0x0001 // bit 7

### **PLL Configuration**

These programming steps are needed only when the PLL is used. Using the PLL - Asynchronous SYS\_MCLK input for details on when to use the PLL.

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to Volume Control for volume and mute control.

### // Power up the PLL

Modify CHIP\_ANA\_POWER->PLL\_POWERUP 0x0001 // bit 10 Modify CHIP\_ANA\_POWER->VCOAMP\_POWERUP 0x0001 // bit 8

// NOTE: This step is required only when the external SYS\_MCLK
// is above 17 MHz. In this case the external SYS\_MCLK clock
// must be divided by 2

Modify CHIP\_CLK\_TOP\_CTRL->INPUT\_FREQ\_DIV2 0x0001 // bit 3

Sys\_MCLK\_Input\_Freq = Sys\_MCLK\_Input\_Freq/2;

// PLL output frequency is different based on the sample clock
// rate used.

if (Sys\_Fs\_Rate == 44.1 kHz)

PLL\_Output\_Freq = 180.6336 MHz

### else

PLL\_Output\_Freq = 196.608 MHz

### // Set the PLL dividers

Int\_Divisor = floor(PLL\_Output\_Freq/Sys\_MCLK\_Input\_Freq) Frac\_Divisor = ((PLL\_Output\_Freq/Sys\_MCLK\_Input\_Freq) -Int\_Divisor)\*2048

Modify CHIP\_PLL\_CTRL->INT\_DIVISOR Int\_Divisor // bits 15:11

Modify CHIP\_PLL\_CTRL->FRAC\_DIVISOR Frac\_Divisor // bits 10:0

## Input/Output Routing

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to Volume Control for volume and mute control.

A few example routes are shown below:

// Example 1: I2S\_IN -> DAP -> DAC -> LINEOUT, HP\_OUT // Route I2S\_IN to DAP Modify CHIP\_SSS\_CTRL->DAP\_SELECT 0x0001 // bits 7:6 // Route DAP to DAC Modify CHIP\_SSS\_CTRL->DAC\_SELECT 0x0003 // bits 5:4 // Select DAC as the input to HP\_OUT Modify CHIP\_ANA\_CTRL->SELECT\_HP 0x0000 // bit 6 // Example 2: MIC\_IN -> ADC -> I2S\_OUT // Set ADC input to MIC\_IN Modify CHIP\_ANA\_CTRL->SELECT\_ADC 0x0000 // bit 2

// Route ADC to I2S\_OUT

Modify CHIP\_SSS\_CTRL->I2S\_SELECT 0x0000 // bits 1:0 // Example 3: LINEIN -> HP\_OUT

// Select LINEIN as the input to HP OUT

Modify CHIP ANA CTRL->SELECT HP 0x0001 // bit 6

# DIGITAL AUDIO PROCESSOR CONFIGURATION

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to Volume Control for volume and mute control.

// Enable DAP block
// NOTE: DAP will be in a pass-through mode if none of DAP
// sub-blocks are enabled.
Modify DAP\_CONTROL->DAP\_EN 0x0001 // bit 0

### Middliy DAF\_CONTROL->DAF\_EN 0x000

### Dual Input Mixer

These programming steps are needed only if dual input mixer feature is used.

// Enable Dual Input Mixer

Modify DAP\_CONTROL->MIX\_EN 0x0001 // bit 4

 $\ensuremath{\textit{//}}\xspace$  NOTE: This example assumes mix level of main and mix

// channels as 100% and 50% respectively

// Configure main channel volume to 100% (No change from input
// level)

Write DAP\_MAIN\_CHAN 0x4000

// Configure mix channel volume to 50% (attenuate the mix

// input level by half)

Write DAP\_MIX\_CHAN 0x4000

### Freescale Surround

The Freescale Surround on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in End-user Driven Chip Configuration.

The default WIDTH\_CONTROL of 4 should be appropriate for most applications. This optional programming step shows how to configure a different width value.

#### FUNCTIONAL DEVICE OPERATION PROGRAMMING EXAMPLES

# 查询"SGTL5000"供应商

// Configure the surround width

// (0x0 = Least width, 0x7 = Most width). This example shows // a width setting of 5  $\,$ 

Modify DAP\_SGTL\_SURROUND->WIDTH\_CONTROL 0x0005 // bits 6:4

## Freescale Bass Enhance

The Freescale Bass Enhance on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in **End-user Driven Chip Configuration**.

The default LR\_LEVEL value of 0x0005 results in no change in the input signal level and BASS\_LEVEL value of 0x001F adds some harmonic boost to the main signal. The default settings should work for most applications. This optional programming step shows how to configure a different value.

// Gain up the input signal level

Modify DAP\_BASS\_ENHANCE\_CTRL->LR\_LEVEL 0x0002 // bits 7:4

// Add harmonic boost

Modify DAP\_BASS\_ENHANCE\_CTRL->BASS\_LEVEL 0x003F); // bits 6:0

# 7-Band Parametric EQ / 5-Band Graphic EQ / Tone Control

Only one audio EQ block can be used at a given time. The pseudocode in this section shows how to select each block.

Some parameters of the audio EQ will typically be controlled by end-user. End-user driven programming steps are shown in **End-user Driven Chip Configuration**.

// 7-Band PEQ Mode // Select 7-Band PEQ mode and enable 7 PEQ filters Write DAP\_AUDIO\_EQ 0x0001 Write DAP\_PEQ 0x0007 // Tone Control mode Write DAP\_AUDIO\_EQ 0x0002 // 5-Band GEQ Mode Write DAP\_AUDIO\_EQ 0x0003

### Automatic Volume Control (AVC)

The AVC on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in **End-user Driven Chip Configuration**.

The default configuration of the AVC should work for most applications. However, the following example shows how to change the configuration if needed.

// Configure threshold to -18dB
Write DAP\_AVC\_THRESHOLD 0x0A40
// Configure attack rate to 16dB/s
Write DAP\_AVC\_ATTACK 0x0014

// Configure decay rate to 2dB/s

Write DAP\_AVC\_DECAY 0x0028

# I<sup>2</sup>S CONFIGURATION

By default the  $I^2S$  port on the chip is configured for 24-bits of data in  $I^2S$  format with SCLK set for 64\*Fs. This can be modified by setting various bit-fields in CHIP\_I2S\_CTRL register.

# **VOLUME CONTROL**

The outputs should be unmuted after all the configuration is complete.

//----- Input Volume Control------

// Configure ADC left and right analog volume to desired default.

// Example shows volume of 0dB

Write CHIP\_ANA\_ADC\_CTRL 0x0000 // Configure MIC gain if needed. Example shows gain of 20dB

Modify CHIP\_MIC\_CTRL->GAIN 0x0001

// bits 1:0

//----- Volume and Mute Control------

// Configure HP\_OUT left and right volume to minimum, unmute
// HP\_OUT and ramp the volume up to desired volume.

Write CHIP ANA HP CTRL 0x7F7F

Modify CHIP\_ANA\_CTRL->MUTE\_HP 0x0000

// bit 5

// Code assumes that left and right volumes are set to same value

// So it only uses the left volume for the calculations

usCurrentVolLeft = 0x7F;

usNewVolLeft = usNewVol & 0xFF;

usNumSteps = usNewVolLeft - usCurrentVolLeft;

if (usNumSteps == 0) return;

// Ramp up

for (int i = 0; i < usNumSteps; i++)

{

++usCurrentVolLeft;

usCurrentVol = (usCurrentVolLeft << 8) | (usCurrentVolLeft); Write CHIP\_ANA\_HP\_CTRL usCurrentVol;

}

// LINEOUT and DAC volume control

Modify CHIP\_ANA\_CTRL->MUTE\_LO 0x0000 // bit 8

// Configure DAC left and right digital volume. Example shows
// volume of 0dB

Write CHIP\_DAC\_VOL 0x3C3C

Modify CHIP\_ADCDAC\_CTRL->DAC\_MUTE\_LEFT 0x0000 // bit 2

Modify CHIP\_ADCDAC\_CTRL->DAC\_MUTE\_RIGHT 0x0000 // bit 3

// Unmute ADC

Modify CHIP\_ANA\_CTRL->MUTE\_ADC 0x0000 // bit 0

SGTL500

#### 查询"SGTL5000"供应商 END-USER DRIVEN CHIP CONFIGURATION

End-users will control features like volume up/down, audio EQ parameters such as Bass and Treble. This will require programming the chip without introducing any pops/clicks or any disturbance to the output. This section shows examples on how to program these features.

# VOLUME AND MUTE CONTROL

Refer to **Volume Control** for examples on how to program volume when end-user changes the volume or mutes/ unmutes output. Note that the DAC volume ramp is automatically handled by the chip.

# **7-BAND PEQ PRESET SELECTION**

This programming example shows how to load the filter coefficients when the end-user changes PEQ presets such as Rock, Speech, Classical etc.

// Load the 5 coefficients for each band and write them to

// appropriate filter address. Repeat this for all enabled

// filters (this example shows 7 filters)

```
for (i = 0; i < 7; i++)
```

// Note that each 20-bit coefficient is broken into 16-bit MSB
// (unsigned short usXXMSB) and 4-bit LSB (unsigned short
// usXXLSB)

Write DAP\_COEF\_WR\_B0\_LSB usB0MSB[i] Write DAP\_COEF\_WR\_B0\_MSB usB0LSB[i] Write DAP\_COEF\_WR\_B1\_LSB usB1MSB[i] Write DAP\_COEF\_WR\_B1\_MSB usB1LSB[i] Write DAP\_COEF\_WR\_B2\_LSB usB2MSB[i] Write DAP\_COEF\_WR\_B2\_MSB usB2LSB[i] Write DAP\_COEF\_WR\_A1\_LSB usA1MSB[i] Write DAP\_COEF\_WR\_A1\_MSB usA1LSB[i] Write DAP\_COEF\_WR\_A2\_LSB usA2MSB[i] Write DAP\_COEF\_WR\_A2\_MSB usA2LSB[i]

// Set the index of the filter (bits 7:0) and load the
// coefficients

Modify DAP\_FILTER\_COEF\_ACCESS->INDEX (0x0101 + i) // bit 8

}

# **5-BAND GEQ VOLUME CHANGE**

This programming example shows how to program the GEQ volume when end-user changes the volume on any of the 5 bands.

GEQ volume should be ramped in 0.5 dB steps in order to avoid any pops. The example assumes that volume is ramped on Band 0. Other bands can be programmed similarly.

// Read current volume set on Band 0
usCurrentVol = Read DAP\_AUDIO\_EQ\_BASS\_BAND0
// Convert the new volume to hex value
usNewVol = 4\*dNewVolDb + 47;
// Calculate the number of steps

usNumSteps = abs(usNewVol - usCurrentVol); if (usNumSteps == 0) return; for (int i = 0; i++; usNumSteps) { if (usNewVol > usCurrentVol) ++usCurrentVol; else --usCurrentVol; Write DAP\_AUDIO\_EQ\_BASS\_BAND0 usCurrentVol;

# **TONE CONTROL - BASS AND TREBLE CHANGE**

}

This programming example shows how to program the Tone Control Bass and Treble when end-user changes it on the fly.

Tone Control Bass and Treble volume should be ramped in 0.5 dB steps in order to avoid any pops. The example assumes that Treble is changed to a new value. Bass can be programmed similarly.

// Read current Treble value usCurrentVal = Read DAP\_AUDIO\_EQ\_TREBLE\_BAND4 // Convert the new Treble value to hex value usNewVol = 4\*dNewValDb + 47; // Calculate the number of steps usNumSteps = abs(usNewVal - usCurrentVal); if (usNumSteps == 0) return; for (int i = 0; i++; usNumSteps) { if (usNewVal > usCurrentVal) ++usCurrentVal; else --usCurrentVal; Write DAP\_AUDIO\_EQ\_TREBLE\_BAND4 usCurrentVal; }

# FREESCALE SURROUND ON/OFF

This programming example shows how to program the Surround when end-user turns it on/off on his device.

The Surround width should be ramped up to highest value before enabling/disabling the Surround to avoid any pops.

```
// Read current Surround width value
// WIDTH_CONTROL bits 6:4
usOriginalVal = (Read DAP_SGTL_SURROUND >> 4) &&
0x0003;
usNextVal = usOriginalVal;
// Ramp up the width to maximum value of 7
for (int i = 0; i++; (7 - usOriginalVal)
{
    ++usNextVal;
    Modify DAP_SGTL_SURROUND->WIDTH_CONTROL
    usNextVal;
}
```

// Enable (To disable, write 0x0000) Surround

**SGTL5000** 

```
FUNCTIONAL DEVICE OPERATION 
PROGRAMMING EXAMPLES
```

```
// SELECT bits 1:0
Modify DAP_SGTL_SURROUND->SELECT 0x0003;
// Ramp down the width to original value
for (int i = 0; i++; (7 - usOriginalVal)
{
--usNextVal;
Modify DAP_SGTL_SURROUND->WIDTH_CONTROL
usNextVal;
}
```

# BASS ENHANCE ON/OFF

This programming example shows how to program the Bass Enhance on/off when end-user turns it on/off on his device.

The Bass level should be ramped down to the lowest Bass before Bass Enhance feature is turned on/off.

// Read current Bass level value
// BASS\_LEVEL bits 6:0
usOriginalVal = Read DAP\_BASS\_ENHANCE\_CTRL &&
0x007F;

usNextVal = usOriginalVal;

// Ramp Bass level to lowest bass (lowest bass = 0x007F)
usNumSteps = abs(0x007F - usOriginalVal);
for (int i = 0; i++; usNumSteps)

### Table 14. CHIP\_ID 0x0000

{

++usNextVal; Modify DAP\_BASS\_ENHANCE\_CTRL->BASS\_LEVEL usNextVal; }

// Enable (To disable, write 0x0000) Bass Enhance // EN bit 0

Modify DAP\_BASS\_ENHANCE->EN 0x0001;

// Ramp Bass level back to original value

for (int i = 0; i++; usNumSteps)

{ --usNextVal; Modify DAP\_BASS\_ENHANCE\_CTRL->BASS\_LEVEL usNextVal;

}

# AUTOMATIC VOLUME CONTROL (AVC) ON/OFF

This programming example shows how to program the AVC on/off when end-user turns it on/off on his device.

// Enable AVC (To disable, write 0x0000) Modify DAP\_AVC\_CTRL->EN 0x0001 // bit 0 Register description CHIP\_ID 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PA	RTID	i						REV	ΊD			
BITS		FIELD		RW	RESET					DEFINI	TION				
15:8	I	PARTID		RO	0xA0		000 Part 8 bit iden	ID tifier for S	GTL500	0					
7:0		REVID		RO	0x00		000 Revi revision	sion ID number fo	or SGTL5	5000.					

# Table 15. CHIP\_DIG Power 0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD					ADC_POWERUP	DAC_POWERUP	DAP_POWERUP	RS	VD	I2S_OUT_POWERUP	I2S_IN_POWERUP
BITS		FIELD		RW	RESET					DEFI	NITION				
15:7		RSVD		RO	0x0	Reser	ved								
6	ADC	C_POWE	RUP	RW	0x0	0x0 =	e/disable Disable Enable	the ADC	C block, b	ooth digita	al and ana	alog			
5	DAC	C_POWE	RUP	RW	0x0	0x0 =	e/disable Disable Enable	the DAC	C block, b	ooth analo	og and di	gital			
4	DAF	POWE	RUP	RW	0x0	0x0 =	e/disable Disable Enable	the DAF	<sup>o</sup> block						
3:2		RSVD		RW	0x0	Reser	ved								
1	125_0	UT_POW	/ERUP	RW	0x0	0x0 =	e/disable Disable Enable	the I2S	data outp	out					
0	I2S_I	N_POWE	ERUP	RW	0x0	0x0 =	e/disable Disable Enable	the I2S	data inpu	ut					

# Table 16. CHIP\_CLK\_CTRL 0x0004

15	14	13	12	2	11	10	9	8	7	6	5	4	3	2	1	0
					RS	VD					RATE_	MODE	SYS	_FS	MCLK_	FREQ
BITS		FIELD		RW	RE	SET					DEFINI	TION				
15:6		RSVD		RO	0	k0 I	Reserved									
5:4	RAT	re_mod	E	RW	0)	(	Sets the s 0x0 = SYS 0x1 = Rate 0x2 = Rate 0x3 = Rate	EFS spe is 1/2 of is 1/4 of	cifies the f the SYS f the SYS	rate 5_FS rat 5_FS rat	e	till specif	ied relati <sup>,</sup>	ve to the	e rate in S'	rs_fs
3:2	S	SYS_FS RW 0x2					Sets the ir 0x0 = 32 k 0x1 = 44.1 0x2 = 48 k 0x3 = 96 k	:Hz kHz :Hz	stem sar	nple rate	3					
1:0	MCI	LK_FRE	2	RW	0:		256, 384, Before this CHIP_AN VCOAM	*Fs *Fs PLL Jse PLL) or 512). <sup>-</sup> s field is s A_POWE P_POWE and CH	_ Setting m This settin set to 0x3 R->PLL_ RUP. Als IP_PLL_	nust be u ng can a (Use P POWEF so, the P CTRL re	ised if the Iso be use LL), the P RUP and ( LL divider gister mu	SYS_MC ed if SYS_ LL must I CHIP_AN rs must b st be set	CLK is no _MCLK is pe power IA_POWI e calcula	t a stand a stand ed up by ∃R- ted base	lard multip ard multip	le of Fs. external

# Table 17. CHIP\_I2S\_CTRL 0x0006

15	14	13	12		11	10	9	8	7	6	5	4	3	2	1	0
		•	RSVD	)			-	SCLKFREQ	MS	SCLK_INV	DL	EN	12S_N	NODE	LRALIGN	LRPOL
BITS	I	FIELD	I	RW	RES	BET					DEFINI	ΓΙΟΝ				
15:9		RSVD		RO	0×	(O F	Reserved									
8	SC	LKFREC	2	RW	0×	t C	Sets frequ his field m 0x0 = 64F 0x1 = 32F	nust be s s	et approp	oriately to	match S	CLK inpu	it rate.	en in sla	ve mode	(MS=0),
7		MS RW 0x0					Configures 2S_SCLK 0x1 = Mas NOTE: If t be a maste	ິ are inpu ster: I2S_ he PLL is	its LRCLK a s used (C	and I2S_S	SCLK are	outputs			_	
6	SC	SCLK_INV		RW	0х	(	Sets the e )x0 = data )x1 = data	a is valid	on rising	edge of I	2S_SCLI	K	on for I2	S_SCLK		
5:4		_		RW	0×		<sup>2</sup> S data le 0x0 = 32 b 0x1 = 24 b 0x2 = 20 b 0x3 = 16 b	oits (only oits (only oits			,	-	d for Righ	nt Justifie	d Mode	
3:2	125	6_MODE	1	RW	0×		Sets the m 0x0 = I <sup>2</sup> S 1 0x1 = Righ 0x2 = PCN 0x3 = RES	mode or nt Justifie ⁄I Format	Left Just d Mode		LRALIG	N to sele	ct)			
1	LF	LRALIGN			0×	C f	2S_LRCL )x0 = Data ormat A) )x1 = Data	a word st	arts 1 I29	6_SCLK	delay afte	r I2S_LF	CLK trar	nsition (I <sup>2</sup>		
0	L	RPOL	I	RW	0×	1	2S_LRCL )x0 = I2S_ Ix0 = I2S_ The left su	_LRCLK _LRCLK	= 0 - Left = 0 - Rigl	, 1 - Righ nt, 1 - Lef	t T	gardless	of the se	tting of L	RPOL.	

# Table 18. CHIP\_SSS\_CTRL 0x000A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	DAP_MIX_LRSWAP	DAP_LRSWAP	DAC_LRSWAP	RSVD	I2S_LRSWAP	DAP_MIX_SELECT	-	DAP_S	ELECT	DAC_S	ELECT	RS	VD	12S_SI	ELECT
BITS		FIELD		RW	RESET					DEFI	NITION				
15		RSVD		RW	0x0	Rese	rved								
14	DAP_	_MIX_LR	SWAP	RW	0x0	0x0 =		ut Swap Operatior Right ch		r the DAI	P MIXER	Input wil	l be swa	pped.	
13	DA	P_LRSV	VAP	RW	0x0	0x0 =		ap Operatior Right ch		r the DAI	Input w	ill be swa	apped		
12	DA	C_LRSV	VAP	RW	0x0	0x0 =		ap Operatior Right ch		r the DA	C will be s	swapped			
11		RSVD		RW	0x0	Rese	rved								
10	I2S_LRSWAP			RW	0x0	0x0 =		/ap Operatior Right ch		r the I2S	_DOUT v	vill be sw	apped		
9:8	DAP_	I2S_LRSWAP DAP_MIX_SELECT			0x0	0x0 = 0x1 = 0x2 =			DAP mixe	r					
7:6	DA	AP_SELE	CT	RW	0x0	0x0 = 0x1 = 0x2 =			)AP						
5:4	DA	AC_SELE	CT	RW	0x1	0x0 = 0x1 =	ADC I2S_IN Reserve	urce for E d	DAC						
3:2		RSVD		RW	0x0	Rese	rved								
1:0	12	S_SELE	СТ	WO	0x0	0x0 = 0x1 =	ADC I2S_IN Reserve	urce for l: d	2S_DOU	Т					

# Table 19. CHIP\_ADCDAC\_CTRL 0x000E

15	14	4 13 12 11 10 9 8 7 6 5								4	3	2	1	0	
RS	VD	VOL_BUSY_DAC_RIGHT	VOL_BUSY_DAC_LEFT	R	SVD	VOL_RAMP_EN	VOL_EXPO_RAMP		RS	VD		DAC_MUTE_RIGHT	DAC_MUTE_LEFT	ADC_HPF_FREEZE	ADC_HPF_BYPASS
BITS		FIELD		RW	RESET					DEFI	NITION				
15:14		RSVD		RO	0x0	Rese	rved								
13	VOL_E	3USY_D/ HT	AC_RIG	RO	0x0	0x0 =	Ready	DAC Righ		nannel ha	as not rea	ached its	programi	ned volu	me/mute
12	VOL_E	BUSY_DA T	AC_LEF	RO	0x0	0x0 =	Ready	DAC Left his indica	tes the cl	nannel ha	as not rea	ached its	program	ned volu	me/mute
11:10	RSVD VOL_RAMP_EN			RO	0x0	Rese	rved								
9			P_EN	RW	0x1	0x0 = a ram 0x1 = This f	ip Enables ïeld affec	s volume volume r	amp /OL. The	volume	-		e immedi volume s		
8	VOL_	_EXPO_I	RAMP	RW	0x0	0x0 = 0x1 =	Linear ra	olume Ra amp over ntial ramp ikes effec	top 4 vo over full	lume octa volume	range				
7:4		RSVD		RW	0x0	Rese	rved								
3	DAC_	_MUTE_I	RIGHT	RW	0x1	0x0 = 0x1 =	Right Mu Unmute Muted L_RAMP	te _ <i>EN</i> = 1,	this is a	soft mute					
2	DAC	DAC_MUTE_LEFT			0x1	0x0 = 0x1 =	Left Mute Unmute Muted L_RAMP		this is a	soft mute	s.				
1	ADC_HPF_FREEZE			RW	0x0	0x0 = 0x1 =	Normal Freeze f	s Filter F operation the ADC I m the AD	nigh-pass		set regis	ter. The	offset will	continue	to be
0	ADC_	_HPF_B\	YPASS	RW	0x0	0x0 =	Normal	s Filter B operation ed and off		pdated					

### FUNCTIONAL DEVICE OPERATION PROGRAMMING EXAMPLES

# 查询"SGTL5000"供应商

# Table 20. CHIP\_DAC\_VOL 0x0010

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	DAC_VC	L_RIGI	ΗT					•	DAC_VC	DL_LEFT			•
BITS		FIELD		RW	RESET					DEFI	NITION				
15:8	DAC	VOL_R	IGHT	RW	0x3C	Set th 0x3B 0x3C 0x3D 0xF0 0xF0	and less = 0 dB = -0.5 dE = -90 dB and grea	channel E = Resen 3 ater = Mu	OAC volur ved ted		).5017 dE utomatic			90 dB rolume se	tting.
7:0	DAG	C_VOL_L	EFT	RW	0x3C	Set th 0x3B 0x3C 0x3D 0xF0 0xF0	and less = 0 dB = -0.5 dE = -90 dB and grea	annel DA = Resen 3 ater = Mu	xC volum ved ted		5017 dB s	·		) dB rolume se	tting.

# Table 21. CHIP\_PAD\_STRENGTH 0x0014

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	SVD			I2S_L	RCLK	12S_5	SCLK	12S_[	DOUT	CTRL	_DATA	CTRL	_CLK

BITS	FIELD	RW	RESET	DEFINITION
15:14	RSVD	RW	0x0	Reserved
9:8	I2S_LRCLK	RW	0x1	I <sup>2</sup> S LRCLK Pad Drive Strength
				Sets drive strength for output pads per the table below.
				VDDIO 1.8 V 2.5 V 3.3 V
				0x0 = Disable
				0x1 = 1.66 mA 2.87 mA 4.02 mA
				0x2 = 3.33 mA 5.74 mA 8.03 mA
				0x3 = 4.99 mA 8.61 mA 12.05 mA
7:6	I2S_SCLK	RW	0x1	I <sup>2</sup> S SCLK Pad Drive Strength
				Sets drive strength for output pads per the table below.
				VDDIO 1.8 V 2.5 V 3.3 V
				0x0 = Disable
				0x1 = 1.66 mA 2.87 mA 4.02 mA
				0x2 = 3.33 mA 5.74 mA 8.03 mA
				0x3 = 4.99 mA 8.61 mA 12.05 mA

BITS	FIELD	RW	RESET	DEFINITION								
5:4	I2S_DOUT	RW	0x1	I <sup>2</sup> C DOUT Pad Drive Strength								
				Sets drive strength for output pads per the table below.								
				VDDIO	1.8 V	2.5 V	3.3 V					
				0x0 = Disable								
				0x1 =	1.66 mA	2.87 mA	4.02 mA					
				0x2 =	3.33 mA	5.74 mA	8.03 mA					
				0x3 =	4.99 mA	8.61 mA	12.05 mA					
3:2	CTRL_DATA	RW	0x3	I <sup>2</sup> C DATA Pad Drive Strength Sets drive strength for output pads per the table below.								
				VDDIO	1.8 V	2.5 V	3.3 V					
				0x0 = Disable								
				0x1 =	1.66 mA	2.87 mA	4.02 mA					
				0x2 =	3.33 mA	5.74 mA	8.03 mA					
				0x3 =	4.99 mA	8.61 mA	12.05 mA					
1:0	CTRL_CLK	RW	0x3	I <sup>2</sup> C CLK Pad Drive Strength Sets drive strength for output pads per the table below.								
				VDDIO	1.8 V	2.5 V	3.3 V					
				0x0 = Disable								
				0x1 =	1.66 mA	2.87 mA	4.02 mA					
				0x2 =	3.33 mA	5.74 mA	8.03 mA					
				0x3 =	4.99 mA	8.61 mA	12.05 mA					

# Table 22. CHIP\_ANA\_ADC\_CTRL 0x0020

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD							ADC_VOL_RIGHT ADC_VOL_LEFT								
BITS		FIELD		RW	RESET		DEFINITION								
15:9		RSVD		RO	0x0	Reserved									
8	ADC	C_VOL_N	/I6DB	RW	0x0	ADC Volume Range Reduction This bit shifts both right and left analog ADC volume range down by 6.0 dB. 0x0 = No change in ADC range 0x1 = ADC range reduced by 6.0 dB									
7:4	ADC	;_VOL_R	IGHT	RW	0x0	ADC Right Channel Volume Right channel analog ADC volume control in 1.5.0 dB steps. 0x0 = 0 dB 0x1 = +1.5 dB  0xF = +22.5 dB This range will be -6.0 dB to +16.5 dB if ADC_VOL_M6DB is set to 1.									
3:0	ADO	C_VOL_L	_EFT	RW	0x0	ADC Left Channel Volume Left channel analog ADC volume control in 1.5 dB steps. 0x0 = 0 dB 0x1 = +1.5 dB  0xF = +22.5 dB This range will be -6.0 dB to +16.5 dB if <i>ADC_VOL_M6DB</i> is set to 1.									

### Table 23. CHIP\_ANA\_HP\_CTRL 0x0022

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD			HP	_VOL_I	RIGHT		ŀ	RSVD		+	HP	_VOL_LE	ĒFT		
BITS	FIELD			RW	RESET	DEFIN	ITION								
15		RSVD		RO	0x0	Rese	rved								
14:8	HP_	_VOL_RI	GHT	RW	0x18	Right 0x00 0x01 0x18 		dB			with 0.5	dB steps			
7		RSVD		RO	0x0	Rese	rved								
6:0	HP	P_VOL_L	EFT	RW	0x18	Left c 0x00 0x01 0x18 		dB			vith 0.5 d	B steps.			

<u>Table 24</u> is an analog control register that includes mutes, input selects, and zero-cross-detectors for the ADC, headphone, and lineout.

### Table 24. 7.0.0.11. CHIP\_ANA\_CTRL 0x0024

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSVD				MUTE_LO	RSVD	SELECT_HP	EN_ZCD_HP	MUTE_HP	RSVD	SELECT_ADC	EN_ZCD_ADC	MUTE_ADC

BITS	FIELD	RW	RESET	DEFINITION
15:9	RSVD	RO	0x0	Reserved
8	MUTE_LO	RW	0x1	LineOut Mute
				0x0 = Unmute
				0x1 = Mute
7	RSVD	RO	0x0	Reserved
6	SELECT_HP	RW	0x0	Select the headphone input.
				0x0 = DAC
				0x1 = Line in
5	EN_ZCD_HP	RW	0x0	Enable the headphone zero cross detector (ZCD)
				0x0 = HP ZCD disabled
				0x1 = HP ZCD enabled

BITS	FIELD	RW	RESET	DEFINITION
4	MUTE_HP	RW	0x1	Mute the headphone outputs
				0x0 = Unmute
				0x1 = Mute
3	RSVD	RO	0x0	Reserved
2	SELECT_ADC	RW	0x0	Select the ADC input.
				0x0 = Microphone
				0x1 = Line in
1	EN_ZCD_ADC	RW	0x0	Enable the ADC analog zero cross detector (ZCD)
				0x0 = ADC ZCD disabled
				0x1 = ADC ZCD enabled
0	MUTE_ADC	RW	0x1	Mute the ADC analog volume
				0x0 = Unmute
				0x1 = Mute

The Table <u>25, CHIP\_LINREG\_CTRL 0x0026</u> register controls the VDDD linear regulator and the charge pump.

## Table 25. CHIP\_LINREG\_CTRL 0x0026

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD					VDDC_MAN_ASSN	VDDC_ASSN_OVRD	RSVD	C	PROGI	RAMMIN	G

BITS	FIELD	RW	RESET	DEFINITION
15:7	RSVD	RO	0x0	Reserved
6	VDDC_MAN_ASSN	RW	0x0	Determines chargepump source when VDDC_ASSN_OVRD is set.
				0x0 = VDDA 0x1 = VDDIO
-		DIA		
5	VDDC_ASSN_OVRD	RW	0x0	Charge pump Source Assignment Override
				0x0 = Charge pump source is automatically assigned based on higher of VDDA and VDDIO
				0x1 = the source of charge pump is manually assigned by VDDC_MAN_ASSN
				If VDDIO and VDDA are both the same and greater than 3.1 V, VDDC_ASSN_OVRD and VDDC_MAN_ASSN should be used to manually assign VDDIO as the source for chargepump.
4	RSVD	RW	0x0	Reserved
3:0	D_PROGRAMMING	RW	0x0	Sets the VDDD lin. regulator output voltage in 50 mV steps. Must clear pwd_linreg_d bit to enable this lin reg.
				0x0 = 1.60
				0xF = 0.85

查询"SGTL5000"供应商 The Table <u>26, CHIP\_REF\_CTRL 0x0028</u> register controls the bandgap reference bias voltage and currents.

#### Table 26. CHIP\_REF\_CTRL 0x0028

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSVD						VAG_VA	L		B	IAS_CTR	RL	SMALL_POP
BITS	F	IELD		RW	RESET					DEFI	NITION				
15:9	R	RSVD		RO	0x0	Reser	ved								
8:4	VA	G_VAL	-	RW	0x0	These set to THD). chang ADC. 0x00	e bits cor VDDA/2 This VA	or lower G refere voltage s	analog gro for best nce is als	ound volta performat o used fo output sv	nce (max or the DA	imum out C and AD	tput swing C voltag	g at mini e referer	mum nce. So
3:1	BIAS	S_CTR	Ľ	RW	0x0	These currer affect 0x0 = 0x1-0 0x4=- 0x5=-	nt a lowe perform Nomina x3=+12.1 12.5% 25% 37.5%	r quiesce ance by 3 I	ent power	nts for all is achiev					
0	SMA	ILL_PC	)P	RW	0x0	Settin pop, b 0x0 =	out increa Normal	slows do	turn on/o <sup>.</sup> าp	AG ramp ff time.	from ~20	00 to ~400	) ms to re	educe the	∍ startup

查询"SGTL5000"供应商 The Table <u>27, CHIP\_MIC\_CTRL 0x002A</u> register controls the microphone gain and the internal microphone biasing circuitry.

#### Table 27. CHIP\_MIC\_CTRL 0x002A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	SVD			BIAS_I	RESISTOR	RSVD	E	BIAS_VOL	T	RS	SVD	GA	AIN
BITS		FIELD	1	RW	RESET	г				DEFI	NITION				
15:10		RSVD		RO	0x0	Re	served								
9:8	BIA	S_RESI	STOR	RW	0x0	Col the 0x0 0x1 0x2	C Bias Outp ntrols an ad micbias blo = Powerec = 2.0 kohn 2 = 4.0 kohn 3 = 8.0 kohn	justable c ock is pow d off n n	utput im	pedance			e bias. If	this is se	to zero
7		RSVD		RO	0x0	Re	served								
6:4	E	BIAS_VC	DLT	RW	0x0	Col bia reje 0x0 	C Bias Volta ntrols an adj s voltage se ection. ) = 1.25 V 7 = 3.00 V	justable b	ias volta	•	•		•		•
3:2		RSVD		RO	0x0	Re	served								
1:0		GAIN		RW	0x0	Set oth 0x0 0x1 0x2	C Amplifier ( es the microp er paths- ty 0 = 0 dB 1 = +20 dB 2 = +30 dB 3 = +40 dB	phone am						0,0	

## Table 28. CHIP\_LINE\_OUT\_CTRL 0x002C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD			OUT_CU	RRENT		R	SVD		•	LO_VAG	GCNTRL		•
BITS		FIELD		RW	RESET					DEFI	NITION				
15:12		RSVD		RO	0x0	Reser	ved								
11:8	OU	T_CURR	ENT	RW	0x0	setting	g for a 10	kohm lo	s current f ad with 1. 7 mA, 0x3	0 nF load	d cap is (	x3. Ther	e are on	y 5 valid s	
7:6		RSVD		RO	0x0	Reser	ved								
5:0	LO	_VAGCN	TRL	RW	0x0	Contro should 0x00 =  0x1F =  0x23 =	ols the ar	nalog gro be set to v	og Ground ound volta o VDDIO/:	ige for th		amplifier	s in 25 m	ıV steps.	This

### Table 29. CHIP\_LINE\_OUT\_VOL 0x002E

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD			LO_	VOL_RI	GHT			RSVD			LO	_VOL_LE	FT	

BITS	FIELD	RW	RESET	DEFINITION
15:13	RSVD	RO	0x0	Reserved
12:8	LO_VOL_RIGHT	RW	0x4	Lineout Right Channel Volume
				Controls the right channel lineout volume in 0.5 dB steps. Higher codes have more attenuation. See programming information for Left channel.
7:5	RSVD	RO	0x0	Reserved
4:0	LO_VOL_LEFT	RW	0x4	Lineout Left Channel Output Level
				The LO_VOL_LEFT is used to normalize the output level of the left line output to full scale based on the values used to set LINE_OUT_CTRL -> LO_VAGCNTRL and CHIP_REF_CTRL -> VAG_VAL. In general this field should be set to:
				40*log((VAG_VAL)/(LO_VAGCNTRL)) + 15
				Table 30 shows suggested values based on typical VDDIO and VDDA voltages.
				After setting to the nominal voltage, this field can be used to adjust the output level in +/-0.5 dB increments by using values higher or lower than the nominal setting.

#### Table 30. Line Out Output Level Values

VDDA	VAG_VAL	VDDIO	LO_VAGCNTRL	LO_VOL_*
1.8 V	0.9	3.3 V	1.55	0x06
1.8 V	0.9	1.8 V	0.9	0x0F
3.3 V	1.55	1.8 V	0.9	0x19
3.3 V	1.55	3.3 V	1.55	0x0F

查询"SGTL5000"供应商 The Table <u>31, CHIP\_ANA\_POWER 0x0030</u> register contains all of the power down controls for the analog blocks. The only other powerdown controls are BIAS\_RESISTOR in

#### the MIC\_CTRL register and the EN\_ZCD control bits in ANA\_CTRL.

Table 31.	CHIP_		POWER	0x0030
-----------	-------	--	-------	--------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	DAC_MONO	LINREG_SIMPLE_POWERUP	STARTUP_POWERUP	VDDC_CHRGPMP_POWERUP		LINREG_D_POWERUP	VCOAMP_POWERUP	VAG_POWERUP	ADC_MONO	REFTOP_POWERUP	HEADPHONE_POWERUP	DAC_POWERUP	CAPLESS_HEADPHONE_POWERUP	ADC_POWERUP	LINEOUT_POWERUP
BITS		FIELD		RW	RESET					DEF	INITION				
15		RSVD		RW	0x0	Rese	erved								
14	D	AC_MO		RW	0x1	oper 0x0 =	e DAC_P ation for   = Mono (I = Stereo	power sa		this allow	is the DA	∖C to be p	out into le	ft only m	ono
13	LINRE	EG_SIMF WERUF		RW	0x1	clear LINF 0x0 =		DD is dri POWERU down	ven exte					et, this bit s enablec	
12	STAR	TUP_PO	WERUP	RW	0x1	can I 0x0 =		d if VDDI down				p ramp a al source		After res	et this bit
11	VDDC.	_CHRGF WERUF	PMP_PO	RW	0x0	this t 0x0 = 0x1 = Note prog	bit should = Power of = Power of that for of rammed	l be clear down up charge pu correctly	ed before ump to fu (refer to	e analog inction, e CHIP_CI	blocks an ither the _K_CTRI	re powere PLL mus >MCLK	ed up. t be powe FREQ c	) is 3.0 V ered on a descriptio st be enal	nd n) or the
10	PLI	PLL_POWERUP RW		0x0	0x0 = 0x1 = Whe > M0		down up I, the PLL Q is prog	grammed	to 0x3.	The CHIF			CHIP_CLI	<_CTRL - be	
9	LINRE	LINREG_D_POWERUP RW		0x0	0x0 =	er up the = Power ( = Power (	down	VDDD lin	iear regu	lator.					

BITS	FIELD	RW	RESET	DEFINITION
8	VCOAMP_POWERUP	RW	0x0	Power up the PLL VCO amplifier.
				0x0 = Power down
				0x1 = Power up
7	VAG_POWERUP	RW	0x0	Power up the VAG reference buffer. Setting this bit starts the power up ramp for the headphone and lineout. The headphone (and/or lineout) powerup should be set BEFORE clearing this bit. When this bit is cleared the powerdown ramp is started. The headphone (and/or lineout) powerup should stay set until the VAG is fully ramped down (200 to 400 ms after clearing this bit).
				0x0 = Power down
				0x1 = Power up
6	ADC_MONO	RW	0x1	<ul> <li>While ADC_POWERUP is set, this allows the ADC to be put into left only mono operation for power savings. This mode is useful when only using the microphone input.</li> <li>0x0 = Mono (left only)</li> <li>0x1 = Stereo</li> </ul>
5	REFTOP_POWERUP	RW	0x1	Power up the reference bias currents 0x0 = Power down 0x1 = Power up This bit can be cleared when the part is a sleep state to minimize analog power.
4	HEADPHONE_POWER UP	RW	0x0	Power up the headphone amplifiers 0x0 = Power down 0x1 = Power up
3	DAC_POWERUP	RW	0x0	Power up the DACs 0x0 = Power down 0x1 = Power up
2	CAPLESS_HEADPHO NE_POWERUP	RW	0x0	Power up the capless headphone mode 0x0 = Power down 0x1 = Power up
1	ADC_POWERUP	RW	0x0	Power up the ADCs 0x0 = Power down 0x1 = Power up
0	LINEOUT_POWERUP	RW	0x0	Power up the line out amplifiers 0x0 = Power down 0x1 = Power up

查询"SGTL5000"供应商 The Table <u>32, CHIP\_PLL\_CTRL 0x0032</u> register may only be changed after reset, and before PLL\_POWERUP is set.

#### Table 32. CHIP\_PLL\_CTRL 0x0032

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IN	IT_DIVIS	OR				1	I	FR/	AC_DIVI	SOR				
BITS		FIELD		RW	RESET					DEF	NITION				
15:11	Л	IT_DIVIS	OR	RW	0xA	the following calculation: INT_DIVISOR = FLOOR(PLL_OUTPUT_FREQ/INPUT_FREQ) PLL_OUTPUT_FREQ = 180.6336 MHz if System sample rate = 44.1 kHz else PLL_OUTPUT_FREQ = 196.608 MHz if System sample rate!= 44.1 kHz INPUT_FREQ = Frequency of the external MCLK provided if CHIP_CLK_TOP_CTR >INPUT_FREQ_DIV2 = 0x0 else INPUT_FREQ = (Frequency of the external MCLK provided/2) If CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2 = 0x1									
10:0	FR	AC_DIVI	SOR	RW	0x0								2048		

查询"SGTL5000"供应商 Table <u>33, CHIP\_CLK\_TOP\_CTRL 0x0034</u> has the miscellaneous controls for the clock block.

#### Table 33. CHIP\_CLK\_TOP\_CTRL 0x0034

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD		ENABLE_INT_OSC				RSVD				INPUT_FREQ_DIV2		RSVD	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:12	R	ESERVE	Ð	RO	0x0	Rese	rved								
11	ENA	BLE_INT	_OSC	RW	0x0	the sh off wh clock	nort deteo nile still o	ct recover perating a ed, but the	y, and th an analog	e charge g signal p	pump. T ath. Th	e used for This will all his bit can ate so it is	ow the I <sup>2</sup> be kept (	S clock to on when t	be shut the I <sup>2</sup> S
10:4		RSVD		RW	0x0	Rese	rved								
3	INPU	T_FREQ	_DIV2	RW	0x0	0x0 SYS_MCLK divider before PLL input 0x0 = pass through 0x1 = SYS_MCLK is divided by 2 before entering PLL This must be set when the input clock is above 17 Mhz. This has no effect when PLL is powered down.						nen the			
2:0		RSVD		RW	0x0	Rese	rved								

查询"SGTL5000"供应商 Status bits for analog blocks are found in Table <u>34.</u> CHIP\_ANA\_STATUS 0x0036

#### Table 34. CHIP\_ANA\_STATUS 0x0036

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD			STRSACKED KSAC KED KS							VD		
BITS		FIELD		RW	RESET					DEFI	NITION				
15:10		RSVD		RO	0x0	Rese	rved								
9	LRS	SHORT_	STS	RO	0x0	This bit is high whenever a short is detected on the left or right channel headphone drivers. 0x0 = Normal 0x1 = Short detected						phone			
8	CS	SHORT_S	STS	RO	0x0	cente 0x0 =	oit is high r channel Normal Short de	driver.	er a shorf	is detec	ted on th	e capless	headph	one comr	non/
7:5		RSVD		RO	0x0	Rese	rved								
4	PLL	_IS_LOC	KED	RO	0x0	This bit goes high after the PLL is locked. 0x0 = PLL is not locked 0x1 = PLL is locked									
3:0		RSVD		RO	0x0	Rese	rved								

Table 35, CHIP\_ANA\_TEST1 0x0038 and Table 36, CHIP\_ANA\_TEST2 0x003A register controls are intended only for debug.

#### Table 35. CHIP\_ANA\_TEST1 0x0038

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HP_IAL	L_ADJ	HP_I1	I_ADJ	F	IP_ANTIPC	)P	HP_CLASSAB	HP_HOLD_GND_CENTER	HP_HOLD_GND	VAG_DOUB_CURRENT	VAG_CLASSA	TM_ADCIN_TOHP	TM_HPCOMMON	TM_SELECT_MIC	TESTMODE
BITS		FIELD		RW	RESET					DEF	INITION				
15:14	HP_IA	LL_ADJ		RW	0x0	inclue	These bits control the overall bias current of the headphone amplifier (all stages including first and output stage). 0x0=nominal, 0x1=-50%, 0x2=+50%, 0x3=-40%							ges	
13:12	HP_I1	_ADJ		RW	RW 0x0 The		e bits cor	ntrol the l	bias curre	ent for the	e first sta	ge of the	headpho	ne amplif	ier.

				0x0=nominal, 0x1=-50%, 0x2=+100%, 0x3=+50%
11:9	HP_ANTIPOP	RW	0x0	These bits control the headphone output current in classA mode and also the pull-down strength while powering off. These bits will normally not be needed.

SGTL500

BITS	FIELD	RW	RESET	DEFINITION
8	HP_CLASSAB	RW	0x1	This defaults high. When this bit is high the headphone is in classAB mode. ClassA mode would normally not be used.
7	HP_HOLD_GND_CE NTER	RW	0x1	This defaults high. When this bit is high and the capless headphone center channel is powered off the output will be tied to ground. This is the preferred mode of operation for best antipop performance.
6	HP_HOLD_GND	RW	0x1	This defaults high. When this bit is high and the headphone is powered off the output will be tied to ground. This is the preferred mode of operation for best antipop performance.
5	VAG_DOUB_CURRE NT	RW	0x0	Double the VAG output current when in classA mode.
4	VAG_CLASSA	RW	0x0	Turn off the classAB output current for the VAG buffer. The classA current is limited so this may cause clipping in some modes.
3	TM_ADCIN_TOHP	RW	0x0	Put ADCmux output onto the headphone output pin. Must remove headphone load and any external headphone compensation for this mode.
2	TM_HPCOMMON	RW	0x0	Enable headphone common to be used in ADCmux for testing
1	TM_SELECT_MIC	RW	0x0	Enable the mic-adc-dac-HP path
0	TESTMODE	RW	0x0	Enable the analog test mode paths

### Table 36. CHIP\_ANA\_TEST2 0x003A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	LINEOUT_TO_VDDA	SPARE	MONOMODE_DAC	VCO_TUNE_AGAIN	LO_PASS_MASTERVAG	INVERT_DAC_SAMPLE_CLOCK	INVERT_DAC_DATA_TIMING	DAC_EXTEND_RTZ	DAC_DOUBLE_I	DAC_DIS_RTZ	DAC_CLASSA	INVERT_ADC_SAMPLE_CLOCK	INVERT_ADC_DATA_TIMING	ADC_LESSI	ADC_DITHEROFF

BITS	FIELD	RW	RESET	DEFINITION
15	RSVD	RO	0x0	Reserved
14	LINEOUT_TO_VDDA	RW	0x0	Changes the lineout amplifier power supply from VDDIO to VDDA. Typically lineout should be on the higher power supply. This bit is useful when VDDA is $\sim$ 3.3 V and VDDIO is $\sim$ 1.8 V.
13	SPARE	RW	0x0	Spare registers to analog.
12	MONOMODE_DAC	RW	0x0	Copy the left channel DAC data to the right channel. This allows both left and right to play from MONO dac data.
11	VCO_TUNE_AGAIN	RW	0x0	When toggled high then low forces the PLL VCO to retune the number of inverters in the ring oscillator loop.
10	LO_PASS_MASTERV AG	RW	0x0	Tie the main analog VAG to the lineout VAG. This can improve SNR for the lineout when both are the same voltage.
9	INVERT_DAC_SAMPL E_CLOCK	RW	0x0	Change the clock edge used for the DAC output sampling.
8	INVERT_DAC_DATA_ TIMING	RW	0x0	Change the clock edge used for the digital to analog DAC data crossing.
7	DAC_EXTEND_RTZ	RW	0x0	Extend the return-to-zero time for the DAC.

BITS	FIELD	RW	RESET	DEFINITION
6	DAC_DOUBLE_I	RW	0x0	Double the output current of the DAC amplifier when it is in classA mode.
5	DAC_DIS_RTZ	RW	0x0	Turn off the return-to-zero in the DAC. In mode cases this will hurt the SNDR of the DAC.
4	DAC_CLASSA	RW	0x0	Turn off the classAB mode in the DAC amplifier. This mode should normally not be used. The output current will not be high enough to support a full scale signal in this mode.
3	INVERT_ADC_SAMPL E_CLOCK	RW	0x0	Change the clock edge used for the ADC sampling.
2	INVERT_ADC_DATA_ TIMING	RW	0x0	Change the clock edge used for the analog to digital ADC data crossing
1	ADC_LESSI	RW	0x0	Drops ADC bias currents by 20%
0	ADC_DITHEROFF	RW	0x0	Turns off the ADC dithering.

查询"SGTL5000"供应商 The Table <u>37, CHIP\_SHORT\_CTRL 0x003C</u> register contains controls for the headphone short detectors.

#### Table 37. CHIP\_SHORT\_CTRL 0x003C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD		LVLADJF	ર	RSVD	L	VLADJL	-	RSVD		LVLADJ	C	MOE	E_LR	MODI	E_CM
BITS		FIELD		RW	RESET					DEFI	NITION				
15		RSVD		RO	0x0	Rese	rved								
14:12		LVLADJF	२	RW	0x0	steps avoid adjus > HP_ 0x3=2	This trip false trip tments n _IALL_A 25 mA	ust the set point car os. This sl nade by C DJ.	n vary by nort dete	<pre>~30% ov ect trip point</pre>	ver proce	ss so lea o effected	ve plenty I by the bi	of guard as currer	band to it
							50 mA								
							75 mA 100 mA								
							125 mA								
							125 mA								
							175 mA								
							200 mA								
11		RSVD		RO	0x0	Rese	rved								
10:8		LVLADJI	L	RW	0x0	steps avoid adjus > HP_ 0x3=2 0x2=5 0x1=7 0x0=1 0x4=1 0x5=1 0x6=1	.This trip false trip	ust the se point car os. This sl nade by C DJ.	n vary by nort dete	′ ∼30% ov ct trip po	ver proce	ss so lea o effected	ve plenty I by the bi	of guard as currer	band to it
7		RSVD		RO	0x0	Rese	rved								
6:4		LVLADJO	C	RW	0x0	detec of gua curren HP_I/ 0x3=5 0x2=1 0x1=1 0x0=2 0x4=2 0x5=3 0x6=3	tor in 50 ard band	ust the se mA steps to avoid fa ments CH J.	. This trip alse trips	o point ca . This sho	n vary by ort detect	√~30% o\ trip point	/er proces is also ef	ss so leav fected by	e plenty the bias

BITS	FIELD	RW	RESET	DEFINITION
3:2	MODE_LR	RW	0x0	These bits control the behavior of the short detector for the capless headphone central channel driver. This mode should be set prior to powering up the headphone amplifier. When a short is detected the amplifier output switches to classA mode internally to avoid excessive currents.
				0x0 = Disable short detector, reset short detect latch, software view non-latched short signal
				0x1 = Enable short detector and reset the latch at timeout (every ~50 ms)
				0x2 = This mode is not used/invalid
				0x3 = Enable short detector with only manual reset (have to return to 0x0 to reset the latch)
1:0	MODE_CM	RW	0x0	These bits control the behavior of the short detector for the capless headphone central channel driver. This mode should be set prior to powering up the headphone amplifier. When a short is detected the amplifier output switches to classA mode interally to avoid excessive currents.
				0x0 = Disable short detector, reset short detect latch, software view non-latched short signal
				0x1 = Enable short detector and reset the latch at timeout (every ~50 ms)
				0x2 = Enable short detector and auto reset when output voltage rises (preferred mode)
				0x3 = Enable short detector with only manual reset (have to return to 0x0 to reset the latch)

### Table 38. DAP\_CONTROL 0x0100

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					RSVD						MIX_EN		RSVD		DAP_EN
BITS		FIELD		RW	RESET	-				D	EFINITION				
15:5		RSVD		RO	0x0	Re	served								
4		MIX_EI	N	RW	0x0	0x0 0x1	) = Disab   = Enabl	e		·	e enabled to	o use the	e mixer.		
3:1		RSVD		RO	0x0	Re	served								
0		DAP_EI	N	RW	0x0       Enable/Disable digital audio processing (DAP)         0x0       Disable. When disabled, no audio will pass-through.         0x1 = Enable. When enabled, audio can pass-through DAP even if none of the DAI functions are enabled.										

## Table 39. DAP\_PEQ 0x0102

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•		RSVD			•		•			EN	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:3		RSVD		RO	0x0	Reser	ved								
2:0		EN		RW	0x0	0x0 = 0x1 = 0x2 =  0x7 =	Enable 1 Disablec 1 Filter E 2 Filters Cascade AUDIO	I Enabled Enabled ed 7 Filte		be set to	1 in orde	r to enab	le the PE	Q	

### Table 40. DAP\_BASS\_ENHANCE 0x0104

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSVD				BYPASS_HPF	RSVD		CUTOFF			RSVD		EN

BITS	FIELD	RW	RESET	DEFINITION
15:9	RSVD	RO	0x0	Reserved
8	BYPASS_HPF	RW	0x0	Bypass high pass filter
				0x0 = Enable high pass filter
				0x1 = Bypass high pass filter
7	RSVD	RO	0x0	Reserved
6:4	CUTOFF	RW	0x4	Set cut-off frequency
				0x0 = 80 Hz
				0x1 = 100 Hz
				0x2 = 125 Hz
				0x3 = 150 Hz
				0x4 = 175 Hz
				0x5 = 200 Hz
				0x6 = 225 Hz
3:1	RSVD	RO	0x0	Reserved
0	EN	RW	0x0	Enable/Disable Bass Enhance
				0x0 = Disable
				0x1 = Enable

## Table 41. DAP\_BASS\_ENHANCE\_CTRL 0x0106

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD		LR_LE	VEL					RSVD	BASS_	LEVEL		•		•	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:14		RSVD		RO	0x0	Rese	rved								
13:8	L	_R_LEVE	L	RW	0x5 Left/Right Mix Level Control 0x00= +6.0 dB for Main Channel  0x3F= Least L/R Channel Level										
7		RSVD		RO	0x0										
6:0	BA	ASS_LEV	ΈL	RW	W 0x1f Bass Harmonic Level Control 0x00= Most Harmonic Boost  0x7F=Least Harmonic Boost										

#### Table 42. DAP\_AUDIO\_EQ 0x0108

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RS	VD							E	N

BITS	FIELD	RW	RESET	DEFINITION
15:2	RSVD	RO	0x0	Reserved
1:0	EN	RW	0x0	Selects between PEQ/GEQ/Tone Control and Enables it. 0x0 = Disabled.
				0x1 = Enable PEQ. NOTE: DAP_PEQ->EN bit must also be set to the desired number of filters (bands) in order for the PEQ to be enabled.
				0x2 = Enable Tone Control
				0x3 = Enable 5 Band GEQ

#### Table 43. DAP\_SGTL\_SURROUND 0x010A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVE	)				WIDT	H_CON	TROL	RS	VD	SEL	ECT
BITS		FIELD		RW	RESET					DEFI	NITION				
15:7		RSVD		RO	0x0	Rese	rved								
6:4	WID	TH_CON	TROL	RW	0x4	sound 0x0 =	. Surroun d field. Least W Most Wi	idth	Control - <sup>-</sup>	The widt	n control o	changes ·	the perce	eived widt	th of the
3:2		RSVD		RO	0x0	Rese									
1:0		SELECT	-	RW	0x0	0x0 = 0x1 = 0x2 =	Disableo Disableo Mono in		e						

## Table 44. DAP\_FILTER\_COEF\_ACCESS 0x010C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSVD	-			WR		1		IN	DEX	-	1	-
BITS		FIELD		RW	RESET					DEFI	NITION				
15:9		RSVD		RO	0x0	Rese	rved								
8		WR		WO	0x0		n set, the o ter specif			in the te	n coeffic	ient data	registers	will be loa	aded into
7:0		INDEX		RW	0x0	writte regist	ifies the ir n to. Eacl ters (MSB	h filter ha 5, LSB) b	as 5 coeff efore set	icients th	at need	to be loa			
						Steps	s to write	coefficie	nts:						
							ite the fiv				_	_		ISB and	
						2. Se	t INDEX o	of the co	efficient fi	rom the t	able belo	ow.			
						3. Se	t the WR	bit to loa	d the coe	efficient.					
							E: Steps 2 FILTER_					ngle write	to		
						Coeff	icient add	lress:							
						Band	0 = 0x00								
						Band	1 = 0x01								
						Band	2 = 0x02								
						Band	3 = 0x03								
	Band 4 = 0x04														
						Band	7 = 0x06								

## Table 45. DAP\_COEF\_WR\_B0\_MSB 0x010E

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT_19	BIT_18	BIT_17	BIT_16	BIT_15	BIT_14	BIT_13	BIT_12	BIT_11	BIT_10	BIT_9	BIT_8	BIT_7	BIT_6	BIT_5	BIT_4
BITS		FIELD		RW	RESET					DEFI	NITION				
15		BIT_19		WO	0x0	Most	significar	nt 16-bits	of the 20	-bit filter	coefficier	nt that nee	eds to be	written	
14		BIT_18		WO	0x0										
13		BIT_17		WO	0x0										
12		BIT_16		WO	0x0										
11		BIT_15		WO	0x0										
10		BIT_14		WO	0x0										
9		BIT_13		WO	0x0										
8		BIT_12		WO	0x0										
7		BIT_11		WO	0x0										
6		BIT_10		WO	0x0										
5		BIT_9		WO	0x0										
4		BIT_8		WO	0x0										
3		BIT_7		WO	0x0										
2		BIT_6		WO	0x0										
1		BIT_5		WO	0x0										
0		BIT_4		WO	0x0										

## Table 46. DAP\_COEF\_WR\_B0\_LSB 0x0110

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					RS	/D						BIT_3	BIT_2	BIT_1	BIT_0
BITS		FIELD		RW	RESET					DEF	NITION				
15:4		RSVD		RO	0x0										
3		BIT_3		WO	0x0										
2		BIT_2		WO	0x0										
1		BIT_1		WO	0x0										
0		BIT_0		WO	0x0	Least	significa	nt 4 bits o	of the 20	-bit filter	coefficien	t that nee	eds to be	written.	

#### Table 47. DAP\_AUDIO\_EQ\_BASS\_BAND0 0x0116 115 Hz

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD	)							VOLUME			
BITS		FIELD		RW	RESET					DEFI	NITION				
15:7		RSVD		RO	0x0	Rese	rved								
6:0		VOLUME	Ξ	RW	0x2F	0x5F 0x2F 0x00 Each	Tone Cor = sets to = sets to = sets to LSB is 0 /alue = 4	12 dB 0 dB -12 dB .25 dB. T	o conver		ex value,	use:			

#### Table 48. DAP\_AUDIO\_EQ\_BAND1 0x0118 330 Hz

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD								VOLUME	=		

BITS	FIELD	RW	RESET	DEFINITION
15:7	RSVD	RO	0x0	Reserved
6:0	VOLUME	RW	0x2F	Sets GEQ Band1
				0x5F = sets to 12 dB
				0x2F = sets to 0 dB
				0x00 = sets to -12 dB
				Each LSB is 0.25 dB. To convert dB to hex value, use:
				Hex Value = 4* dBValue + 47

#### Table 49. DAP\_AUDIO\_EQ\_BAND2 0x011A 990 Hz

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L				RSVD	)			I			,	VOLUME			
BITS		FIELD		RW	RESET					DEFI	NITION				
15:7		RSVD		RO	0x0	Rese	rved								
6:0		VOLUME	Ξ	RW	0x2F	0x5F 0x2F 0x00 Each	GEQ Bar = sets to = sets to = sets to LSB is 0 /alue = 4	12 dB 0 dB -12 dB .25 dB. T	o convert e + 47	dB to he	ex value,	use:			

#### FUNCTIONAL DEVICE OPERATION PROGRAMMING EXAMPLES

# 查询"SGTL5000"供应商

#### Table 50. DAP\_AUDIO\_EQ\_BAND3 0x011C 3000 Hz

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				RSVD	•					•	V	OLUM	E		•	
BITS	;	FI	ELD		RW	RES	ET						DEFINI	TION		
15:7		RSVD RO 0x0						Reserv	ed							
6:0		VO	LUME		RW	0x2		$0x5F = 0x2F = 0x00 = Each Label{eq:2}$	EQ Ban sets to sets to sets to SB is 0. lue = 4*	12 dB 0 dB -12 dB 25 dB.			to hex	value,	use:	

#### Table 51. DAP\_AUDIO\_EQ\_TREBLE\_BAND4 0x011E 9900 Hz

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSV	D	I						VOLUME			
BITS	FIELD			RW	RESET	DEFIN	IITION								
15:7		RSVD		RO	0x0	Rese	rved								
6:0		VOLUME	<u>-</u>	RW	0x2F	0x5F 0x2F 0x00 Each	= sets to = sets to = sets to	12 dB 0 dB -12 dB .25 dB. T	ile/GEQ E o converte e + 47		ex value,	use:			

Table 52, DAP\_MAIN\_CHAN 0x0120 sets the main channel volume level

#### Table 52. DAP\_MAIN\_CHAN 0x0120

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							V	DL	L	L		L			
BITS		FIELD		RW	RESET					DEFI	NITION				
15:0		VOL		RW	0x8000	0xFF	00 (defau	= 200%							

Table <u>53, DAP\_MIX\_CHAN 0x0122</u> sets the mix channel volume level

#### Table 53. DAP\_MIX\_CHAN 0x0122

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	•	•	•	•	•	V	CL		•	-			-	
BITS		FIELD		RW	RESET					DEF	INITION				
15:0		VOL		RW	0x0000	0xFF 0x80		= 200% = 100%							

## Table 54. DAP\_AVC\_CTRL 0x0124

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	MAX_	GAIN	R	SVD	LBI_RES	PONSE	RS	VD	HARD_LIMIT_EN		RS	VD		EN
BITS		FIELD		RW	RESET					DEFIN	IITION				
15		RSVD		RO	0x0	Reser	ved								
14		RSVD		RW	0x1										
13:12	N	/IAX_GA	IN	RW	0x1	0x1Maximum gain that can be applied by the AVC in expander mode.0x0 = 0 dB gain0x1 = 6.0 dB of gain0x2 = 12 dB of gain									
11:10		RSVD		RO	0x0	Reser	ved								
9:8	LBI	_RESPO	NSE	RW	0x1	0x0 = 0x1 = 0x2 =	ator Resp 0 mS LE 25 mS LE 50 mS LE 100 mS L	31 31 31							
7:6		RSVD		RO	0x0	Reser	ved								
5	HAF	RD_LIMIT	「_EN	RW	0x0	0x0 = 0x1 =	e Hard Lir Hard limit Hard limit tes at the	t disablec t enabled	I. AVC C . The sig					reshold.	Signal
4:1		RSVD		RO	0x0	Reser	ved								
0		EN		RW	0x0	0x0 =	e/disable Disable Enable	AVC							

# Table 55. DAP\_AVC\_THRESHOLD 0x0126

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•			THR	ESH			*	•	•	•	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:0		THRESF	ł	RW	0x1473	Thres Hex \ Thres Exam 0x147	Threshold shold is pr /alue = (( shold can nple Value 73 = Set ∃ 40 = Set ∃	rogramma 10^(THR be set in es: Threshold	ESHOLD the rang to -12 d	D_dB/20) je of 0 dE IB	)*0.636)*2	2^15	alculate f	nex value	:

#### Table 56. DAP\_AVC\_ATTACK 0x0128

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ĩ		RS	VD							RA	TE					

BITS	FIELD	RW	RESET	DEFINITION
15:12	RSVD	RO	0x0	Reserved
11:0	RATE	RW	0x28	AVC Attack Rate
				This is the rate at which the AVC will apply attenuation to the signal to bring it to the threshold level. AVC Attack Rate is programmable. To use a custom rate, use the formula below to convert from dB/S to hex value:
				Hex Value = (1 - (10^(-(Rate_dBs/(20*SYS_FS)))) * 2^19
				where, SYS_FS is the system sample rate configured in CHIP_CLK_CTRL register.
				Example values:
				0x28 = 32 dB/s
				0x10 = 8.0 dB/s
				0x05 = 4.0 dB/s
				0x03 = 2.0 dB/s

## Table 57. DAP\_AVC\_DECAY 0x012A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD								RA	TE					

BITS	FIELD	RW	RESET	DEFINITION
15:12	RSVD	RO	0x0	Reserved
11:0	RATE	RW	0x50	AVC Decay Rate
				This is the rate at which the AVC releases the attenuation previously applied to the signal during attack. AVC Decay Rate is programmable. To use a custom rate, use the formula below to convert from dB/S to hex value:
				Hex Value = (1 - (10^(-(Rate_dBs/(20*SYS_FS)))) * 2^23
				where, SYS_FS is the system sample rate configured in CHIP_CLK_CTRL register.
				Example values:
				0x284 = 32 dB/s
				0xA0 = 8.0 dB/s
				0x50 = 4.0 dB/s
				0x28 = 2.0 dB/s

#### SGTL500

# 查询"SGTL5000"供应商

#### Table 58. DAP\_COEF\_WR\_B1\_MSB 0x012C Т

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MS	SB							
BITS		FIELD		RW	RESET					DEFI	NITION				
15:0		MSB		RW	0x0	Most	significan	t 16-bits	of the 20	-bit filter	coefficier	nt that ne	eds to be	written	
able 59	9. DAP	_COEF	_WR_B	1_LSB	0x012E										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	RSV	′D					1		L	SB	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:4		RSVD		RO	0x0	Reser	rved								
3:0		LSB		RW	0x0	Least	significa	nt 4 bits o	of the 20-	bit filter c	coefficien	t that nee	eds to be	written.	
able 60	0. DAP	_COEF	_WR_B	2_MSE	8 0x0130										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MS	ЗB							
BITS		FIELD		RW	RESET					DEFI	NITION				
15:0		MSB		RW	0x0	Most	significan	t 16-bits	of the 20	-bit filter	coefficier	nt that ne	eds to be	e written	
able 61	1. DAP	_COEF	_WR_B	2_LSB	0x0132										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		RSV	′D							L	SB	
						DEFINITION									
BITS		FIELD		RW	RESET					DEFI	NITION				
<b>BITS</b> 15:4		<b>FIELD</b> RSVD		<b>RW</b> RO	RESET 0x0	Reser	ved			DEFI	NITION				
								nt 4 bits c	of the 20-			t that nee	eds to be	written.	
15:4 3:0	2. DAP	RSVD LSB	_WR_A	RO RW	0x0			nt 4 bits c	of the 20-			t that nee	eds to be	written.	
15:4 3:0	2. DAP 14	RSVD LSB	_WR_A	RO RW	0x0 0x0			nt 4 bits o	of the 20- 6			t that nee	eds to be	written.	0
15:4 3:0 able 62		RSVD LSB _COEF	1	RO RW 1_MSE	0x0 0x0 3 0x0134	Least	significa	7		bit filter c	coefficien		1	1	0
15:4 3:0 able 62		RSVD LSB _COEF	1	RO RW 1_MSE	0x0 0x0 3 0x0134	Least	significai	7		bit filter c 5	coefficien		1	1	0
15:4 3:0 able 62 15		RSVD LSB COEF	1	R0 RW 1_MSE 11	0x0 0x0 3 0x0134 10	9	significan 8 MS	7 58	6	bit filter c 5 DEFII	eoefficien 4 NITION	3	1	1	0
15:4 3:0 able 62 15 BITS 15:0	14	RSVD LSB COEF 13 FIELD MSB	12	R0 RW 1_MSE 11 RW RW	0x0 0x0 3 0x0134 10 RESET	9	significan 8 MS	7 58	6	bit filter c 5 DEFII	eoefficien 4 NITION	3	2	1	0
15:4 3:0 able 62 15 BITS 15:0	14	RSVD LSB COEF 13 FIELD MSB	12	R0 RW 1_MSE 11 RW RW	0x0 0x0 3 0x0134 10 RESET 0x0	9	significan 8 MS	7 58	6	bit filter c 5 DEFII	eoefficien 4 NITION	3	2	1	0
15:4 3:0 able 62 15 BITS 15:0 able 63	14 3. DAP	RSVD LSB COEF 13 FIELD MSB _COEF	12 _WR_A	R0 RW 1_MSE 11 RW RW 1_LSB	0x0 0x0 3 0x0134 10 RESET 0x0 0x0136	9 Most s	significan 8 Ms significan	7 SB t 16-bits	6 of the 20	bit filter c 5 DEFII -bit filter	4 NITION coefficier	3 nt that ne	2 eds to be	1 e written	
15:4 3:0 able 62 15 BITS 15:0 able 63	14 3. DAP	RSVD LSB COEF 13 FIELD MSB _COEF	12 _WR_A	R0 RW 1_MSE 11 RW RW 1_LSB	0x0 0x0 3 0x0134 10 RESET 0x0 0x0136 10	9 Most s	significan 8 Ms significan	7 SB t 16-bits	6 of the 20	bit filter c 5 DEFII -bit filter 5	4 NITION coefficier	3 nt that ne	2 eds to be	1 e written	
15:4 3:0 able 62 15 BITS 15:0 able 63 15	14 3. DAP	RSVD LSB COEF 13 FIELD MSB COEF 13	12 _WR_A	RO           RW           1_MSE           RW           RW           RW           1_LSB           11	0x0 0x0 3 0x0134 10 RESET 0x0 0x0136 10 RSV	9 Most s	significan 8 Significan 8	7 SB t 16-bits	6 of the 20	bit filter c 5 DEFII -bit filter 5	4 NITION coefficier 4	3 nt that ne	2 eds to be	1 e written	

# FUNCTIONAL DEVICE OPERATION PROGRAMMING EXAMPLES

# 查询"SGTL5000"供应商

### Table 64. DAP\_COEF\_WR\_A2\_MSB 0x0138

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							M	SB							
BITS		FIELD		RW	RESET		DEFINITION								
15:0		MSB		RW	0x0	0x0 Most significant 16-bits of the 20-bit filter coefficient that needs to be written									
Table 65. DAP_COEF_WR_A2_LSB 0x013A															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4				1	RS\	/D	1						L	SB	
BITS		FIELD		RW	RESET					DEFI	NITION				
15:4		RSVD		RO	0x0	Reserved									
3:0		LSB		RW	0x0	0x0 Least significant 4 bits of the 20-bit filter coefficient that needs to be written.									





# **TYPICAL APPLICATIONS**

### **INTRODUCTION**

Typical connections shown in the following application diagrams demonstrate the flexibility of the SGTL5000. Both low cost and low power configurations are presented,


although it should be noted that all configurations offer a low cost design with high performance and low power.






- 1. VDDD is driven externally by 1.2V supply.
- 2. VDDA is driven at 1.6V
- 3. VDDIO is driven at 3.1V

Figure 20. SGTL5000 Lowest Power Application Schematic for 20 QFN







Notes:

1. VDDD is derived internally (no need for external cap) 2. VDDA and VDDIO are supplied from same voltage that is between 3.1V and 3.6V. By using the same voltage this allows removal of power decoupling cap. By using a voltage above 3.1V the CAP connected to CPFILT can be removed.







Figure 23. SGTL5000 Lowest Power Application Schematic for 32 QFN


# PACKAGING

#### **PACKAGE DIMENSIONS**

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the 98Axxxxxxx listed on the following pages.




REVISION 0



EP SUFFIX 20-PIN 98ARE10742D REVISION 0


	MECHANICAL OUTLINES		DOCUMENT NO: 98ARE10742D										
		NARY	PAGE:	2032									
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	0									
NOTES:													
<ol> <li>ALL DIMENSIONS ARE IN MILLIMETERS.</li> <li>INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.</li> <li>COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.</li> </ol>													
								4. DIMENSION APPLIES TO PL AND 0.25 MM FROM TERMI		AND IS MEASURED	BETWEE	N 0.20 MM	
								5. MIN. METAL GAP SHOULD	BE 0.2MM.				
TITLE: THERMALLY ENHANCE FLAT NON-LEADED PAC		CASE NUMBER: 2											
20 TERMINAL, 0.4 PITCH (	(3 X 3 X 0.6)	STANDARD: NON-											
EXPOSED LEAD END CA		PACKAGE CODE:	6243	SHEET: 3 OF 4									


EP SUFFIX 20-PIN 98ARE10742D REVISION 0



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	HANICAL OUTLINE	AL OUTLINE PRINT VERSION NOT TO SCALE				
TITLE: THERMALLY ENHANCED QUAD	DOCUMENT N	IO: 98ARE10739D	REV: O			
FLAT NON-LEADED PACKAGE (G	QFN) CASE NUMBE	CASE NUMBER: 2029-01 15 MAY 2008				
32 TERMINAL, 0.5 PITCH (5 X 5	X 1) STANDARD: J	STANDARD: JEDEC MO-220 VHHD-5				

FC SUFFIX 32-PIN 98ARE10739D REVISION 0






DETAIL N CORNER CONFIGURATION OPTION PREI



DETAIL M PREFERRED BACKSIDE PIN 1 INDEX



DETAIL G view rotated 90° cw

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NOT TO SCALE			
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO	REV: O			
FLAT NON-LEADED PACKA	AGE (QFN)	CASE NUMBER: 2029-01 15 MAY 200				
32 TERMINAL, 0.5 PITCH (5	5 X 5 X 1)	STANDARD: JEDEC MO-220 VHHD-5				

FC SUFFIX 32-PIN 98ARE10739D REVISION 0

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.
- 4. DIMENSIONS OF OPTIONAL FEATURES ARE FOR REFERENCE ONLY.
- 5. COPLANARITY APPLIES TO LEADS, AND DIE ATTACH PAD.
- 6. MIN METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NOT TO SCALE			
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO	REV: O			
FLAT NON-LEADED PACKA		CASE NUMBER: 2029-01 15 MAY 200				
32 TERMINAL, 0.5 PITCH (5	5 X 5 X 1)	STANDARD: JEDEC MO-220 VHHD-5				

FC SUFFIX 32-PIN 98ARE10739D REVISION 0

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION
3.0	6/2010	<ul> <li>Conversion from the old Freescale form and style to the current version. No existing content has been added, altered, or removed.</li> </ul>
4.0	9/2010	Corrected Pin 4 explanation (32-pin package) and added Pin 3 (32-Pin package) to Table 1.

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.

SGTL5000 Rev. 4.0 9/2010