

LOW SKEW, PCI-X 1-TO-4 FANOUT BUFFER

ICS8305841

GENERAL DESCRIPTION




The ICS830584I is a low skew, general purpose PCI-X 1-to-4 Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. Guaranteed output and part-to-part skew characteristics make the ICS830584I

ideal for those clock distribution applications demanding well defined performance and repeatability. The ICS830584I is designed and characterized from -40°C to 85°C for industrial applications and is packaged in an 8 TSSOP package.

FEATURES

- General purpose and PCI-X 1:4 clock buffer
- Four single-ended LVCMOS/LVTTL clock outputs
- One single-ended LVCMOS/LVTTL clock input
- Maximum output frequency: 140MHz
- Output enable control (outputs disabled in logic low state)
- Output skew: 100ps (maximum)
- Part-to-part skew: 400ps (maximum)
- · Additive phase jitter, RMS: 0.15ps (typical)
- Space-saving 8 lead TSSOP package
- Full 3.3V operating supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages

BLOCK DIAGRAM



PIN ASSIGNMENT

CLKIN	1	8	Q3
OE [2	7	□ Q2
Q0 🗆	3	6	□ V _{DD}
GND	4	5	□ Q1

ICS830584I

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package

Top View

LOW SKEW, PCI-X 1-TO-4 FANOUT BUFFER

查询"830584AGILF"供应商

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре	Description
1	CLKIN	Input	Single-ended clock input reference signal. LVCMOS/LVTTL interface levels.
2	OE	Input	Output enable control input pin. See Table 3, Function Table. LVCMOS / LVTTL interface levels.
3, 5, 7. 8	Q0, Q1, Q2, Q3	Output	Single-ended clock outputs. LVCMOS/LVTTL interface levels.
4	GND	Power	Power supply ground.
6	$V_{_{\mathrm{DD}}}$	Power	Positive supply pin.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{out}	Output Impedance			15		Ω

Table 3. Function Table

Inputs		Outputs
OE CLKIN		Q0:Q3
0	0	0
0	1	0
1	0	0
1	1	1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{I} -0.5V to V_{DD} + 0.5 V Outputs, V_{O} -0.5V to V_{DD} + 0.5V Package Thermal Impedance, θ_{JA} 121.5°C/W (0 mps) Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Recommended Operating Conditions, $V_{DD} = 3.3V \pm 0.3V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.0	3.3	3.6	V
V _{IH}	High Level Input Voltage		0.7*V _{DD}			V
V _{IL}	Low Level Input Voltage				0.3*V _{DD}	V
V _I	Input Voltage		0		$V_{_{ m DD}}$	V
I _{OH}	High-Level Output Current				-24	mA
I _{OL}	Low-Level Output Current				24	mA
T _A	Operating Free-Air Temperature		-40		85	°C

Table 4B. DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical [†]	Maximum	Units
V _{IK}	Input Voltage	I ₁ = -18mA			-1.2	V
		I _{OH} = -1mA	V _{DD} - 0.2			V
V _{OH}	Output High Voltage	I _{OH} = -24mA	2			V
		I _{OH} = -12mA	2.4			V
		I _{OL} = 1mA			0.2	V
V _{OL}	Output Low Voltage	I _{OL} = 24mA			0.8	V
		I _{OL} = 12mA			0.55	V
	Output High Current	V ₀ = 1V	-50			mA
Гон	Output High Current	V _O = 1.65V		-55		mA
	Output Low Current	$V_{o} = 2V$	60			mA
OL	Output Low Current	V _O = 1.65V		70		mA
I,	Input Current	$V_{I} = 0V \text{ or } V_{DD}$			±150	μΑ
I _{DD}	Dynamic Current	f = 67MHz			37	mA
C _i	Input Capacitance	$V_{I} = 0V \text{ or } V_{DD}$		3		pF
C _o	Output Capacitance	$V_{I} = 0V \text{ or } V_{DD}$		3.2		pF

 $^{^{\}text{t}}\!\text{All}$ typical values are at respective nominal $V_{_{DD}}$ and 25°C.

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, Ta = -40°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical [†]	Maximum	Units
f _{clk}	Clock Frequency; NOTE 1		0		140	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 2		1.8	2.5	3	ns
tp _{HL}	Propagation Delay, High to Low; NOTE 2		1.8	2.4	3	ns
tsk(o)	Output Skew; NOTE 3, 4			50	100	ps
tsk(p)	Pulse Skew	140MHz			170	ps
tsk(pr)	Process Skew			200	300	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5			250	400	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section	140MHz, Integration Range: 10kHz – 20MHz		0.15		ps
_	CLK High Time	66MHz	6			ns
T _{high}	CLK High Time	140MHz	3			ns
_	CLK Law Times	66MHz	6			ns
T _{low}	CLK Low Time	140MHz	3			ns
t _R	Output Rise Slew Rate‡	0.2V _{DD} to 0.6V _{DD}	1.5	2.7	4	V/ns
t _F	Output Fall Slew Rate‡	0.6V _{DD} to 0.2V _{DD}	1.5	2.7	4	V/ns

[†]All typical values are at respective nominal V_{DD}. †This symbol is according to PCI-X terminology.

NOTE 5: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at $V_{\rm pp}/2$.

NOTE 1: Switching characteristics over recommended ranges of supply voltages and operating free-air temperature,

 $C_L = 10$ pF, $V_{DD} = 3.3$ V ± 0.3 V. NOTE 2: Measured from $V_{DD}/2$ of the input to $V_{DD}/2$ of the output. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DD}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


SSB PHASE Noise dBc/Hz

查询"830584AGILF"供应商

ADDITIVE PHASE JITTER


The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz


band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

PARAMETER MEASUREMENT INFORMATION







3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW




PART-TO-PART SKEW



PROPAGATION DELAY



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



NOTE: All parameters are according to PCI-X 1.0 specifications

 $\begin{array}{c} \textbf{Value} \\ 0.5 \textbf{V}_{\text{DD}} \\ 0.35 \textbf{V}_{\text{DD}} \\ 0.4 \textbf{V}_{\text{DD}} \end{array}$


Unit


OUTPUT RISE/FALL SLEW RATES

CLOCK **W**AVEFORM

Parameter

PARAMETER MEASUREMENT INFORMATION, CONTINUED





APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

OE INPUT

The OE pin must be tied either HIGH or LOW. Do not leave floating.

LVCMOS OUTPUTS

All unused LVCMOS outputs can be left floating. We recommend that there is no trace attached.

RELIABILITY INFORMATION

Table 6. $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\boldsymbol{\theta}_{_{JA}}$ by Velocity (Meters per Second)

0 1 2.5
Multi-Layer PCB, JEDEC Standard Test Boards 121.5°C/W 117.3°C/W 115.3°C/W

TRANSISTOR COUNT

The transistor count for ICS830584I is: 307

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters	
STWIBOL	Minimum	Maximum	
N	8	3	
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

ICS830584I

LOW SKEW, PCI-X 1-TO-4 FANOUT BUFFER

查询"830584AGILF"供应商

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
830584AGILF	84AIL	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
830584AGILFT	84AIL	8 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

ICS830584I

LOW SKEW, PCI-X 1-TO-4 FANOUT BUFFER

查询"830584AGILF"供应商

	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
В	T4B	3	DC Characteristics Table - corrected Input Current typo from ±5μA max. to ±150μA max.	3/18/08			

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Japan

NIPPON IDT KK Sanbancho Tokyu Bld. 7F, 8-1 Sanbancho Chiyoda-ku, Tokyo 102-0075 +81 3 3221 9822 +81 3 3221 9824 (fax)

Asia

Integrated Device Technology IDT (S) Pte. Ltd. 1 Kallang Sector, #07-01/06 Kolam Ayer Industrial Park Singapore 349276 +65 6 744 3356 +65 6 744 1764 (fax)

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 +44 (0) 1372 378851 (fax)

