

۲



24LC04B/08B

4K/8K 2.5V I²CTM Serial EEPROMs


FEATURES

- Single supply with operation down to 2.5V
- Low power CMOS technology
- 1 mA active current typical
- 10 μA standby current typical at 5.5V
- 5 μA standby current typical at 3.0V
- Organized as two or four blocks of 256 bytes (2 x 256 x 8) and (4 x 256 x 8)
- 2-wire serial interface bus, I^2C^{TM} compatible
- Schmitt trigger, filtered inputs for noise suppression
- · Output slope control to eliminate ground bounce
- 100 kHz (2.5V) and 400 kHz (5V) compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- · 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000V
- 1,000,000 erase/write cycles guaranteed
- Data retention > 200 years
- 8-pin DIP, 8-lead or 14-lead SOIC packages
- Available temperature ranges:

| - | Commercial (C): | 0°C | to | +70°C |
|---|-----------------|-------|----|-------|
| - | Industrial (I): | -40°C | to | +85°C |


DESCRIPTION

The Microchip Technology Inc. 24LC04B/08B is a 4K or 8K bit Electrically Erasable PROM. The device is organized as two or four blocks of 256 x 8-bit memory with a 2-wire serial interface. Low voltage design permits operation down to 2.5 volts with typical standby and active currents of only 5 μ A and 1 mA respectively. The 24LC04B/08B also has a page-write capability for up to 16 bytes of data. The 24LC04B/08B is available in the standard 8-pin DIP and both 8-lead and 14-lead surface mount SOIC packages.



BLOCK DIAGRAM

(



I²C is a trademark of Philips Corporation.

© 1998 Microchip Technology Inc.

DS21051F-page 1





۲

24LC04B/08B

1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

| Vcc | 7.0V |
|---|--------------------|
| All inputs and outputs w.r.t. Vss | 0.3V to Vcc + 1.0V |
| Storage temperature | 65°C to +150°C |
| Ambient temp. with power applied | 65°C to +125°C |
| Soldering temperature of leads (10 seco | onds) +300°C |
| ESD protection on all pins | ≥4 kV |

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE


| Name | Function |
|------------|----------------------------|
| Vss | Ground |
| SDA | Serial Address/Data I/O |
| SCL | Serial Clock |
| WP | Write Protect Input |
| Vcc | +2.5V to 5.5V Power Supply |
| A0, A1, A2 | No Internal Connection |

TABLE 1-2: DC CHARACTERISTICS

| | | | | Vcc = $+2.5V$ to $+5.5V$ Commercial (C): Tamb = 0°C to $+70°C$ Industrial (I): Tamb = $-40°C$ to $+85°C$ | |
|---|-----------------------|-----------------------|-----------|--|--|
| Parameter | Symbol | Min | Max | Units | |
| WP, SCL and SDA pins: High level input voltage Low level input voltage Hysteresis of Schmitt trigger Inputs | Vih Vil Vhys | .7 Vcc .05 Vcc | .3 Vcc | V V V | (Note) |
| Low level output voltage | Vol | _ | .40 | V | IOL = 3.0mA, VCC = 2.5V |
| Input leakage current | L | -10 | 10 | μA | VIN = .1V to VCC |
| Output leakage current | ILO | -10 | 10 | μA | VOUT = .1V to VCC |
| Pin capacitance (all inputs/outputs) | CIN, COUT | — | 10 | pF | Vcc = 5.0V (Note) Tamb = 25°C, Fclk = 1 MHz |
| Operating current | ICC WRITE ICC READ | _ | 3 1 | mA mA | Vcc = 5.5V, SCL = 400 kHz |
| Standby current | Iccs | _ | 30 100 | μΑ μΑ | Vcc = 3.0V, SDA = SCL = Vcc Vcc = 5.5V, SDA = SCL = Vcc WP = Vss |

Note: This parameter is periodically sampled and not 100% tested.

FIGURE 1-1: BUS TIMING START/STOP



DS21051F-page 2

© 1998 Microchip Technology Inc.





TABLE 1-3: AC CHARACTERISTICS

| Parameter | Symbol | STANDARD MODE | | Vcc = 4.5 - 5.5V FAST MODE | | Units | Remarks |
|---|---------|------------------|------|-------------------------------|-----|--------|---|
| | | Min | Max | Min | Max | | |
| Clock frequency | FCLK | — | 100 | — | 400 | kHz | |
| Clock high time | THIGH | 4000 | — | 600 | — | ns | |
| Clock low time | TLOW | 4700 | — | 1300 | — | ns | |
| SDA and SCL rise time | Tr | _ | 1000 | _ | 300 | ns | (Note 1) |
| SDA and SCL fall time | TF | — | 300 | — | 300 | ns | (Note 1) |
| START condition hold time | THD:STA | 4000 | — | 600 | — | ns | After this period the first clock pulse is generated |
| START condition setup time | TSU:STA | 4700 | — | 600 | — | ns | Only relevant for repeated START condition |
| Data input hold time | THD:DAT | 0 | _ | 0 | — | ns | |
| Data input setup time | TSU:DAT | 250 | _ | 100 | — | ns | |
| STOP condition setup time | TSU:STO | 4000 | — | 600 | — | ns | |
| Output valid from clock | ΤΑΑ | — | 3500 | — | 900 | ns | (Note 2) |
| Bus free time | TBUF | 4700 | _ | 1300 | — | ns | Time the bus must be free before a new transmission can start |
| Output fall time from VIH min to VIL max | TOF | — | 250 | 20 +0.1 Св | 250 | ns | (Note 1), CB ≤ 100 pF |
| Input filter spike suppression (SDA and SCL pins) | TSP | _ | 50 | — | 50 | ns | (Note 3) |
| Write cycle time | Twr | _ | 10 | _ | 10 | ms | Byte or Page mode |
| Endurance | _ | 1M | — | 1M | — | cycles | 25°C, Vcc = 5.0V, Block Mode (Note 4) |


Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

 As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
 The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved

and very specifications are due to new schimit ingger inputs which provide improved inproved inproved inproved inproved in a specification for standard operation.
this parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-

4. This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our website.

FIGURE 1-2: BUS TIMING DATA



© 1998 Microchip Technology Inc.

DS21051F-page 3

۲

 $\overline{\psi}$



2.0 FUNCTIONAL DESCRIPTION

The 24LC04B/08B supports a Bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24LC04B/08B works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

3.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 3-1).

3.1 Bus not Busy (A)

۲

Both data and clock lines remain HIGH.

3.2 Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

3.3 Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

3.4 Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last 16 will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


3.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

| Note: | The 24LC04B/08B does not generate any | | | | | | |
|-------|--|--|--|--|--|--|--|
| | acknowledge bits if an internal program- | | | | | | |
| | ming cycle is in progress. | | | | | | |

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.





DS21051F-page 4

© 1998 Microchip Technology Inc



3.6 Device Addressing

A control byte is the first byte received following the start condition from the master device. The control byte consists of a 4-bit control code, for the 24LC04B/ 08B this is set as 1010 binary for read and write operations. The next three bits of the control byte are the block select bits (B2, B1, B0). B2 is a don't care for both the 24LC04B and 24LC08B; B1 is a don't care for the 24LC04B. They are used by the master device to select which of the two or four 256 word blocks of memory are to be accessed. These bits are in effect the most significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24LC04B/08B monitors the SDA bus checking the device type identifier being transmitted, upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24LC04B/08B will select a read or write operation.

| Operation | Control Code | Block Select | R/W |
|-----------|-----------------|---------------|-----|
| Read | 1010 | Block Address | 1 |
| Write | 1010 | Block Address | 0 |

FIGURE 3-2: CONTROL BYTE ALLOCATION

۲




FIGURE 4-1: BYTE WRITE


4.0 WRITE OPERATION

4.1 Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24LC04B/08B. After receiving another acknowledge signal from the 24LC04B/08B the master device will transmit the data word to be written into the addressed memory location. The 24LC04B/08B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24LC04B/08B will not generate acknowledge signals (Figure 4-1).

4.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24LC04B/08B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to 16 data bytes to the 24LC04B/08B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than 16 words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin (Figure 4-2).



© 1998 Microchip Technology Inc.


DS21051F-page 5



5.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write compand ($R/\overline{W} = 0$). If the device is still busy with the write cycle, then no ACK will be returned. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 5-1 for flow diagram.

FIGURE 5-1: ACKNOWLEDGE POLLING FLOW



6.0 WRITE PROTECTION

The 24LC04B/08B can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

7.0 READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/\overline{W} bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

7.1 Current Address Read

The 24LC04B/08B contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/\overline{W} bit set to one, the 24LC04B/08B issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC04B/08B discontinues transmission (Figure 7-1).

7.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24LC04B/08B as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit set to a one. The 24LC04B/ 08B will then issue an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24LC04B/08B discontinues transmission (Figure 7-2).

7.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24LC04B/08B transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24LC04B/08B to transmit the next sequentially addressed 8-bit word (Figure 7-3).

To provide sequential reads the 24LC04B/08B contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

7.4 Noise Protection

The 24LC04B/08B employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

DS21051F-page 6



()

24LC04B/08B





FIGURE 7-3: SEQUENTIAL READ



8.0 **PIN DESCRIPTIONS**

8.1 SDA Serial Address/Data Input/ Output

This is a Bi-directional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal, therefore the SDA bus requires a pullup resistor to Vcc (typical 10KΩ for 100 kHz, 2 KΩ for 400 kHz).

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

8.2 SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

8.3 WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24LC04B/08B as a serial ROM when WP is enabled (tied to Vcc).

8.4 A0, A1, A2

These pins are not used by the 24LC04B/08B. They may be left floating or tied to either Vss or Vcc.

© 1998 Microchip Technology Inc.



NOTES:

۲

•

)





DS21051F-page 8

^{© 1998} Microchip Technology Inc.





۲

 $\frac{\textcircled{}}{\textcircled{}}$

NOTES:

DS21051F-page 9



^{© 1998} Microchip Technology Inc.



NOTES:

۲

•

)

DS21051F-page 10




^{© 1998} Microchip Technology Inc.



24LC04B/08B Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Sales and Support

Data Sheets

۲

)|+

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recom-mended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277 1
- 2. 3.
 - The Microchip Worldwide Web Site (www.microchip.com)



۲

 $\stackrel{\vee}{\Longrightarrow}$





WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas Microchip Technology Inc.

14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588 Dayton

۲

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2878

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062 Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU

Tel: 44-1189-21-5858 Fax: 44-1189-21-5835 France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125

D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Arizona Microchip Technology SRL Centro Direzionale Colleon Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

6/11/98

۲



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 7/98 👷 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be speeseded by updates. No representation or warrarty is given and no liability is assumed by Macorhip Technology Transported with respect to the accuracy or use of such information, or infringenet of patents or other intellectual property rights acising from ach use or otherwise. Use of Macorhip Technology Transported with respect to the accuracy or use of such information, or infringenet of patents or other intellectual property rights acising from ach use or otherwise. Use of Macorhip Technology Technology Technology and the activity of the spectra set of the set of the set of Macorhip Technology Tech



