

Dual D-type flip-flop


查询"74ABT74D-T"供应商

74ABT74

QUICK REFERENCE DATA

| SYMBOL                   | PARAMETER                                     | CONDITIONS<br>$T_{amb} = 25^{\circ}C$ ;<br>$GND = 0V$ | TYPICAL    | UNIT    |
|--------------------------|-----------------------------------------------|-------------------------------------------------------|------------|---------|
| $t_{PLH}$<br>$t_{PHL}$   | Propagation delay<br>CPn to<br>Qn, $\bar{Q}n$ | $C_L = 50pF$ ;<br>$V_{CC} = 5V$                       | 3.0<br>2.5 | ns      |
| $t_{OSLH}$<br>$t_{OSHL}$ | Output to<br>Output skew                      |                                                       | 0.5        | ns      |
| $C_{IN}$                 | Input capacitance                             | $V_I = 0V$ or $V_{CC}$                                | 3          | pF      |
| $I_{CC}$                 | Total supply current                          | Outputs disabled;<br>$V_{CC} = 5.5V$                  | 50         | $\mu A$ |


PIN CONFIGURATION



PIN DESCRIPTION

| PIN NUMBER                 | SYMBOL              | NAME AND FUNCTION       |
|----------------------------|---------------------|-------------------------|
| 1, 2, 3, 4, 10, 11, 12, 13 | $RDn, Dn, CPn, SDn$ | Data inputs             |
| 5, 6, 8, 9                 | $Qn, \bar{Q}n$      | Data outputs            |
| 7                          | GND                 | Ground (0V)             |
| 14                         | $V_{CC}$            | Positive supply voltage |

LOGIC SYMBOL




ORDERING INFORMATION

| PACKAGES                    | TEMPERATURE RANGE                | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|-----------------------------|----------------------------------|-----------------------|---------------|------------|
| 14-Pin Plastic DIP          | $-40^{\circ}C$ to $+85^{\circ}C$ | 74ABT74 N             | 74ABT74 N     | SOT27-1    |
| 14-Pin plastic SO           | $-40^{\circ}C$ to $+85^{\circ}C$ | 74ABT74 D             | 74ABT74 D     | SOT108-1   |
| 14-Pin Plastic SSOP Type II | $-40^{\circ}C$ to $+85^{\circ}C$ | 74ABT74 DB            | 74ABT74 DB    | SOT337-1   |
| 14-Pin Plastic TSSOP Type I | $-40^{\circ}C$ to $+85^{\circ}C$ | 74ABT74 PW            | 74ABT74PW DH  | SOT402-1   |


DESCRIPTION

The 74ABT74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are inactive (high), data at the D input is transferred to the Q and  $\bar{Q}$  outputs on the low-to-high transition of the clock. Data must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74

FUNCTION TABLE

| INPUTS          |                 |            |   | OUTPUTS |                | OPERATING<br>MODE  |
|-----------------|-----------------|------------|---|---------|----------------|--------------------|
| $\overline{SD}$ | $\overline{RD}$ | CP         | D | Q       | $\overline{Q}$ |                    |
| L               | H               | X          | X | H       | L              | Asynchronous set   |
| H               | L               | X          | X | L       | H              | Asynchronous reset |
| L               | L               | X          | X | H       | H              | Undetermined*      |
| H               | H               | $\uparrow$ | h | H       | L              | Load "1"           |
| H               | H               | $\uparrow$ | l | L       | H              | Load "0"           |
| H               | H               | $\nabla$   | X | NC      | NC             | Hold               |

NOTES:

H = High voltage level  
h = High voltage level one setup time prior to low-to-high clock transition  
L = Low voltage level  
l = Low voltage level one setup time prior to low-to-high clock transition  
NC= No change from the previous setup  
X = Don't care  
 $\uparrow$  = Low-to-high clock transition  
 $\nabla$  = Not low-to-high clock transition  
\* = This setup is unstable and will change when either set or reset return to the high level.

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| SYMBOL    | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|-----------|--------------------------------|-----------------------------|--------------|------|
| $V_{CC}$  | DC supply voltage              |                             | -0.5 to +7.0 | V    |
| $I_{IK}$  | DC input diode current         | $V_I < 0$                   | -18          | mA   |
| $V_I$     | DC input voltage <sup>3</sup>  |                             | -1.2 to +7.0 | V    |
| $I_{OK}$  | DC output diode current        | $V_O < 0$                   | -50          | mA   |
| $V_{OUT}$ | DC output voltage <sup>3</sup> | output in Off or High state | -0.5 to +5.5 | V    |
| $I_{OUT}$ | DC output current              | output in Low state         | 40           | mA   |
| $T_{stg}$ | Storage temperature range      |                             | -65 to 150   | °C   |

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL              | PARAMETER                            | LIMITS |          | UNIT |
|---------------------|--------------------------------------|--------|----------|------|
|                     |                                      | MIN    | MAX      |      |
| $V_{CC}$            | DC supply voltage                    | 4.5    | 5.5      | V    |
| $V_I$               | Input voltage                        | 0      | $V_{CC}$ | V    |
| $V_{IH}$            | High-level input voltage             | 2.0    |          | V    |
| $V_{IL}$            | Low-level input voltage              |        | 0.8      | V    |
| $I_{OH}$            | High-level output current            |        | -15      | mA   |
| $I_{OL}$            | Low-level output current             |        | 20       | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate   | 0      | 10       | ns/V |
| $T_{amb}$           | Operating free-air temperature range | -40    | +85      | °C   |

# Dual D-type flip-flop

[查询"74ABT74D-T"供应商](#)

74ABT74

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL           | PARAMETER                                            | TEST CONDITIONS                                                                                      | LIMITS                   |       |      |                                   |      | UNIT |
|------------------|------------------------------------------------------|------------------------------------------------------------------------------------------------------|--------------------------|-------|------|-----------------------------------|------|------|
|                  |                                                      |                                                                                                      | T <sub>amb</sub> = +25°C |       |      | T <sub>amb</sub> = -40°C to +85°C |      |      |
|                  |                                                      |                                                                                                      | MIN                      | TYP   | MAX  | MIN                               | MAX  |      |
| V <sub>IK</sub>  | Input clamp voltage                                  | V <sub>CC</sub> = 4.5V; I <sub>IK</sub> = -18mA                                                      |                          | -0.9  | -1.2 |                                   | -1.2 | V    |
| V <sub>OH</sub>  | High-level output voltage                            | V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = -15mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub> | 2.5                      | 2.9   |      | 2.5                               |      | V    |
| V <sub>OL</sub>  | Low-level output voltage                             | V <sub>CC</sub> = 4.5V; I <sub>OL</sub> = 20mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>  |                          | 0.35  | 0.5  |                                   | 0.5  | V    |
| I <sub>I</sub>   | Input leakage current                                | V <sub>CC</sub> = 5.5V; V <sub>I</sub> = GND or 5.5V                                                 |                          | ±0.01 | ±1.0 |                                   | ±1.0 | μA   |
| I <sub>OFF</sub> | Power-off leakage current                            | V <sub>CC</sub> = 0.0V; V <sub>O</sub> or V <sub>I</sub> ≤ 4.5V                                      |                          | ±5.0  | ±100 |                                   | ±100 | μA   |
| I <sub>CEX</sub> | Output High leakage current                          | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 5.5V; V <sub>I</sub> = GND or V <sub>CC</sub>               |                          | 5.0   | 50   |                                   | 50   | μA   |
| I <sub>O</sub>   | Output current <sup>1</sup>                          | V <sub>CC</sub> = 5.5V; V <sub>O</sub> = 2.5V                                                        | -50                      | -75   | -180 | -50                               | -180 | mA   |
| I <sub>CC</sub>  | Quiescent supply current                             | V <sub>CC</sub> = 5.5V; V <sub>I</sub> = GND or V <sub>CC</sub>                                      |                          | 2     | 50   |                                   | 50   | μA   |
| ΔI <sub>CC</sub> | Additional supply current per input pin <sup>2</sup> | V <sub>CC</sub> = 5.5V; One data input at 3.4V, other inputs at V <sub>CC</sub> or GND               |                          | 0.25  | 500  |                                   | 500  | μA   |

### NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flop or latch after applying the power.

## AC ELECTRICAL CHARACTERISTICS

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF, R<sub>L</sub> = 500Ω

| SYMBOL                                 | PARAMETER                               | WAVEFORM | LIMITS                                              |            |            |                                                                    |            | UNIT |
|----------------------------------------|-----------------------------------------|----------|-----------------------------------------------------|------------|------------|--------------------------------------------------------------------|------------|------|
|                                        |                                         |          | T <sub>amb</sub> = +25°C<br>V <sub>CC</sub> = +5.0V |            |            | T <sub>amb</sub> = -40°C to +85°C<br>V <sub>CC</sub> = +5.0V ±0.5V |            |      |
|                                        |                                         |          | MIN                                                 | TYP        | MAX        | MIN                                                                | MAX        |      |
| f <sub>MAX</sub>                       | Maximum clock frequency                 | 1        | 180                                                 | 250        |            | 150                                                                |            | MHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation delay<br>CPn to Qn, Q̄n     | 1        | 1.0<br>1.0                                          | 3.0<br>2.5 | 4.2<br>3.5 | 1.0<br>1.0                                                         | 4.7<br>4.0 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation delay<br>Sn, Rn to Qn, Q̄n  | 3        | 1.0<br>1.0                                          | 3.4<br>2.9 | 4.9<br>4.5 | 1.0<br>1.0                                                         | 6.2<br>5.2 | ns   |
| t <sub>OSSL</sub><br>t <sub>OSLH</sub> | Output to Output skew<br>An or Bn to Yn | 4        |                                                     | 0.5        | 0.6        |                                                                    | 0.6        | ns   |

### NOTE:

- Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the the same direction, either HIGH-to-LOW (t<sub>OSSL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

## AC SETUP REQUIREMENTS

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF, R<sub>L</sub> = 500Ω

| SYMBOL                                     | PARAMETER                            | WAVEFORM | LIMITS                                              |              |                                                                    | UNIT |
|--------------------------------------------|--------------------------------------|----------|-----------------------------------------------------|--------------|--------------------------------------------------------------------|------|
|                                            |                                      |          | T <sub>amb</sub> = +25°C<br>V <sub>CC</sub> = +5.0V |              | T <sub>amb</sub> = -40°C to +85°C<br>V <sub>CC</sub> = +5.0V ±0.5V |      |
|                                            |                                      |          | MIN                                                 | TYP          | MIN                                                                |      |
| t <sub>su</sub> (H)<br>t <sub>su</sub> (L) | Setup time, high or low<br>Dn to CPn | 1        | 2.6<br>2.4                                          | 1.4<br>1.4   | 2.6<br>2.4                                                         | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L)   | Hold time, high or low<br>Dn to CPn  | 1        | 0<br>0                                              | -1.4<br>-1.4 | 0<br>0                                                             | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L)   | CPn pulse width,<br>high or low      | 1        | 1.7<br>1.7                                          | 1.0<br>1.0   | 2.1<br>2.1                                                         | ns   |
| t <sub>w</sub> (L)                         | SDn, RDn pulse width, low            | 3        | 2.0                                                 | 1.3          | 2.2                                                                | ns   |
| t <sub>rec</sub>                           | Recovery time<br>SDn, RDn to CPn     | 2        | 2.1                                                 | 1.4          | 2.4                                                                | ns   |


Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74


AC WAVEFORMS

$V_M = 1.5V$ ,  $V_{IN} = GND$  to  $3.0V$


The shaded areas indicate when the input is permitted to change for predictable output performance




Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency



Waveform 2. Recovery time for set or reset to clock



Waveform 3. Propagation delay for set and reset to output, set and reset pulse width




Waveform 4. Common edge skew


Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74

TEST CIRCUIT AND WAVEFORMS



Test Circuit for Outputs



Input Pulse Definition

DEFINITIONS

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

| FAMILY | INPUT PULSE REQUIREMENTS |           |       |       |       |
|--------|--------------------------|-----------|-------|-------|-------|
|        | Amplitude                | Rep. Rate | $t_W$ | $t_R$ | $t_F$ |
| 74ABT  | 3.0V                     | 1MHz      | 500ns | 2.5ns | 2.5ns |


SH00067

Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub><br>min. | A <sub>2</sub><br>max. | b              | b <sub>1</sub> | c              | D <sup>(1)</sup> | E <sup>(1)</sup> | e    | e <sub>1</sub> | L            | M <sub>E</sub> | M <sub>H</sub> | w     | Z <sup>(1)</sup><br>max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|--------------------------|
| mm     | 4.2       | 0.51                   | 3.2                    | 1.73<br>1.13   | 0.53<br>0.38   | 0.36<br>0.23   | 19.50<br>18.55   | 6.48<br>6.20     | 2.54 | 7.62           | 3.60<br>3.05 | 8.25<br>7.80   | 10.0<br>8.3    | 0.254 | 2.2                      |
| inches | 0.17      | 0.020                  | 0.13                   | 0.068<br>0.044 | 0.021<br>0.015 | 0.014<br>0.009 | 0.77<br>0.73     | 0.26<br>0.24     | 0.10 | 0.30           | 0.14<br>0.12 | 0.32<br>0.31   | 0.39<br>0.33   | 0.01  | 0.087                    |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE<br>VERSION | REFERENCES |          |      |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|----------|------|--|------------------------|----------------------|
|                    | IEC        | JEDEC    | EIAJ |  |                        |                      |
| SOT27-1            | 050G04     | MO-001AA |      |  |                        | 92-11-17<br>95-03-11 |


Dual D-type flip-flop

74ABT74

[查询"74ABT74D-T"供应商](#)

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (Inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub>   | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c                | D <sup>(1)</sup> | E <sup>(1)</sup> | e     | H <sub>E</sub> | L     | L <sub>p</sub> | Q              | v    | w    | y     | Z <sup>(1)</sup> | θ        |
|--------|-----------|------------------|----------------|----------------|----------------|------------------|------------------|------------------|-------|----------------|-------|----------------|----------------|------|------|-------|------------------|----------|
| mm     | 1.75      | 0.25<br>0.10     | 1.45<br>1.25   | 0.25           | 0.49<br>0.36   | 0.25<br>0.19     | 8.75<br>8.55     | 4.0<br>3.8       | 1.27  | 6.2<br>5.8     | 1.05  | 1.0<br>0.4     | 0.7<br>0.6     | 0.25 | 0.25 | 0.1   | 0.7<br>0.3       | 8°<br>0° |
| inches | 0.069     | 0.0098<br>0.0039 | 0.057<br>0.049 | 0.01           | 0.019<br>0.014 | 0.0098<br>0.0075 | 0.35<br>0.34     | 0.16<br>0.15     | 0.050 | 0.24<br>0.23   | 0.041 | 0.039<br>0.016 | 0.028<br>0.024 | 0.01 | 0.01 | 0.004 | 0.028<br>0.012   |          |

**Note**  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


| OUTLINE<br>VERSION | REFERENCES |          |      |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|----------|------|--|------------------------|----------------------|
|                    | IEC        | JEDEC    | EIAJ |  |                        |                      |
| SOT108-1           | 076E06S    | MS-012AB |      |  |                        | 91-08-13<br>95-01-23 |

Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c            | D <sup>(1)</sup> | E <sup>(1)</sup> | e    | H <sub>E</sub> | L    | L <sub>p</sub> | Q          | v   | w    | y   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|----------------|--------------|------------------|------------------|------|----------------|------|----------------|------------|-----|------|-----|------------------|----------|
| mm   | 2.0       | 0.21<br>0.05   | 1.80<br>1.65   | 0.25           | 0.38<br>0.25   | 0.20<br>0.09 | 6.4<br>6.0       | 5.4<br>5.2       | 0.65 | 7.9<br>7.6     | 1.25 | 1.03<br>0.63   | 0.9<br>0.7 | 0.2 | 0.13 | 0.1 | 1.4<br>0.9       | 8°<br>0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


| OUTLINE<br>VERSION | REFERENCES |          |      |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|----------|------|--|------------------------|----------------------|
|                    | IEC        | JEDEC    | EIAJ |  |                        |                      |
| SOT337-1           |            | MO-150AB |      |  |                        | 94-01-14<br>95-02-04 |

Dual D-type flip-flop  
[查询"74ABT74D-T"供应商](#)

74ABT74

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c          | D <sup>(1)</sup> | E <sup>(2)</sup> | e    | H <sub>E</sub> | L   | L <sub>p</sub> | Q          | v   | w    | y   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|----------------|------------|------------------|------------------|------|----------------|-----|----------------|------------|-----|------|-----|------------------|----------|
| mm   | 1.10      | 0.15<br>0.05   | 0.95<br>0.80   | 0.25           | 0.30<br>0.19   | 0.2<br>0.1 | 5.1<br>4.9       | 4.5<br>4.3       | 0.65 | 6.6<br>6.2     | 1.0 | 0.75<br>0.50   | 0.4<br>0.3 | 0.2 | 0.13 | 0.1 | 0.72<br>0.38     | 8°<br>0° |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE<br>VERSION | REFERENCES |        |      |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|--------|------|--|------------------------|----------------------|
|                    | IEC        | JEDEC  | EIAJ |  |                        |                      |
| SOT402-1           |            | MO-153 |      |  |                        | 94-07-12<br>95-04-04 |