
LTR		DESCRI	DTIO	ı					Τ_							
				-						ATE(YF	VIO-L	<i>o</i> n)		APPH	ROVED	
REV				· · · · · · · · · · · · · · · · · · ·		I				T	Ţ					Τ
	 	+ +						ļ	<u> </u>			<u> </u>		ļ	ļ	╀
SHEET																-
REV																
REV	BEV															
REV	REV		1	2	3	A			7	0	0	10		10	10	
REV SHEET 15 16 REV STATUS	REV SHEET PREPARI	ED BY Joseph A	1	2 y	3	4	5	6 DEFEN	7 VSE S	8 UPPL	9 -Y CE	10	11 3 COL	12 UMB	13 US	
REV SHEET 15 16 REV STATUS OF SHEETS	SHEET PREPARI CHECKEI	Joseph A	A. Kerb	y	3	4	ı		ISE S	L	Y CE	NTER	COL	.UMB	<u> </u>	
REV SHEET 15 16 REV STATUS OF SHEETS PMIC N/A STANDARD MICROCIRCUIT	SHEET PREPARI CHECKEL	Joseph A D BY Charles F.	A. Kerb	y Jr.	3	MIC CM	D CROC OS, C	DEFEN	ISE S COL IT, DK	UPPL UMBI GITAL E 2-IN	L, AD\	NTER PHIO /ANC POSI	43216 ED HI	UMB S IGH S -NOR	<u> </u>) =,
REV SHEET 15 16 REV STATUS OF SHEETS PMIC N/A STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS	SHEET PREPARI CHECKEL	Joseph A D BY Charles F.: /ED BY Monica L.	Saffle,	y Jr.	3	MIC CM	D CROC OS, C	DEFEN	ISE S COL IT, DK	UPPL UMBI GITAL E 2-IN	L, AD\	NTER PHIO /ANC POSI	43216 ED HI	UMB S IGH S -NOR	US)
REV SHEET 15 16 REV STATUS OF SHEETS PMIC N/A STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE	SHEET PREPARI CHECKEI	Joseph A D BY Charles F. 3 /ED BY Monica L. G APPRO' 97-06	Saffle,	y Jr.	3	MIC CM ⁴ TTL	D CROC OS, C	DEFEN CIRCU QUADI MPATI	ISE S COL IT, DK	GITAL E 2-IN MONO	L, AD\	ANC POSI	ED HITIVE-	UMB S IGH S -NOR	US SPEED GATE)

■ 9004708 0030691 84T ■

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AHCT02	Quadruple 2-input positive-NOR gate, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	utline letter Descriptive designator		Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

DSCC FORM 2234 APR 97

9004708 0030692 786

查询"5962+9757;1101102:A";共应商

1.4 Recommended operating conditions. 2/3/6/

Supply voltage range (Vcc)	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V _{IH})	+2.0 V
Maximum low level input voltage (V _{IL})	+0.8 V
Input voltage range (V _{IN})	+0.0 V dc to 5.5 V dc
Output voltage range (Vouт)	+0.0 V dc to Vcc
Maximum high level output current (Іон)	8 mA
Maximum low level output current (IoL)	+8 mA
Maximum input transition rise or fall rate (Δt/ΔV)	20 ns/V
Case operating temperature range (Tc)	55°C to +125°C

1.5 Digital logic testing for device classes Q and V.

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.
- 4/ The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.
- 5/ The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
- 6/ Unused inputs must be held high or low to prevent them from floating.
- 7/ Values will be added when they become available.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-97571
	REVISION LEVEL	SHEET 3

DSCC FORM 2234 APR 97

9004708 0030693 612

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 MIL-STD-973 MIL-STD-1835 Test Methods and Procedures for Microelectronics.

 ConfigurationManagement. - Microcircuit Case Outlines.

HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780

Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Ground bounce load circuit and waveforms. The ground bounce load circuit and waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

DSCC FORM 2234 **APR 97**

9004708 0030694 559

- 3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A
5962-97571

REVISION LEVEL
SHEET
5

DSCC FORM 2234 APR 97

9004708 0030695 495

Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ T _C ≤ +	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		Group A subgroups	Limit	its <u>3</u> /	Ur
		unless otherwise			!	Min	Max	
High level output voltage 3006	V _{OH}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$	Іон = -50 μА	4.5 V	1, 2, 3	4.4		\
		For all other inputs V _{IN} = V _{CC} or GND	lон = -8 mA	4.5 V	1	3.94		
					2, 3	3.8	'	
Low level output voltage 3007	VoL	output under test V _{IN} = 2.0 V or 0.8 V	l _{OL} = 50 μA	4.5 V	1, 2, 3		0.1	\
		For all other inputs $V_{IN} = V_{CC}$ or GND	i _{OL} = 8 mA	4.5 V	1	<u></u> '	0.36	
					2, 3		0.44	
Input current high 3010	Ън	For input under test, $V_{IN} = V_{IN}$		5.5 V	1		+0.1	μ
					2, 3		+1.0	
Input current low 3009	In_	For input under test, $V_{IN} = V_{IN}$ For all other inputs, $V_{IN} = V_{IN}$		5.5 V	1		-0.1	Д
					2, 3	\!	-1.0	
Quiescent supply current	lcc	For all inputs, V _{IN} = V _{CC} or lout = 0.0 A	r GND	5.5 V	1		2.0	ų
3005			· <u></u>		2, 3		20.0	_
Quiescent supply current delta, TTL input levels	Δlcc <u>4</u> /	One input at 3.4 V Other inputs at V _{CC} or GN	1D	5.5 V	1		1.35	n
					2, 3		1.5	
Input capacitance 3012	Cin	$T_C = +25$ °C $V_{IN} = V_{CC}$ or GND See 4.4.1c		5.0 V	4		10.0	ŗ
Power dissipation capacitance	C _{PD} 5/	$T_C = +25$ °C $C_L = 50$ pF minimum f = 1 MHz		5.0 V	4		17.0	F

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

DSCC FORM 2234 APR 97

■ 9004708 0030696 32**1**

Test and MIL-STD-883 test method 1/	Symbol	Symbol Test conditions $2/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		Group A subgroups	Limit	its <u>3</u> /	Uni
		unless otherwise specified		<u> </u>	Min	Мах	
Low level ground bounce noise	V _{OLP} <u>6</u> /	V _{IH} = 3.0 V, V _{IL} = 0.0 V T _A = +25°C See 4.4.1d	5.0 V	4		1800	m۷
Low level ground bounce noise	V _{OLV} <u>6</u> /	See figure 4	5.0 V	4		-1800	m\
High level V _{cc} bounce noise	V _{OHP} <u>6</u> /		5.0 V	4		600	m۱
High level V _{CC} bounce noise	V _{OHV} <u>6</u> /		5.0 V	4		-600	m۱
Functional test 3014	7/	V _{IH} = 2.0 V, V _{IL} = 0.8 V Verify output V _O See 4.4.1b	4.5 V and 5.5 V	7, 8	L	Н	
Propagation delay time, mA or mB to mY	t _{PLH} 8/	C _L = 15 pF minimum See figure 5 <u>9</u> /	4.5 V and 5.5 V	9		5.5	ns
3003				10, 11	1.0	6.5	
		C _L = 50 pF minimum See figure 5	4.5 V and 5.5 V	9		7.5	ns
				10, 11	1.0	8.5	
Propagation delay time, mA or mB to mY	t _{PHL} <u>8</u> /	C _L = 15 pF minimum See figure 5 <u>9</u> /	4.5 V and 5.5 V	9		5.5	ns
3003				10, 11	1.0	6.5	
		C _L = 50 pF minimum See figure 5	4.5 V and 5.5 V	9		7.5	n
			3.5 V	10, 11	1.0	8.5	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

DSCC FORM 2234 APR 97

9004708 0030697 268 📟

- 查询"5962-9757101Q2A"供应商 TABLE I. <u>Electrical performance characteristics</u> Continued.
- For tests not listed in the referenced MIL-STD-883, utilize the general test procedure of 883 under the conditions listed 1/ herein
- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and △ I_{CC} tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. The values to be used for VIH and VIL shall be the VIH minimum and V_{IL} maximum values listed in section 1.4 herein.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at VIN = Vcc - 2.1 V (alternative method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum; and the preferred method and limits are guaranteed.
- 5/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where: $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) \times (n \times d \times \Delta I_{CC} \times V_{CC})$ $l_S = (C_{PD} + C_L) V_{CC}f + l_{CC} + (n \times d \times \Delta l_{CC})$

f is the frequency of the input signal; and C₁ is the external output load capacitance; n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.

This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from Vcc to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal VoH level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at VoH as all other outputs possible are switched from VoH to VoL. VoHv and VoHP are then measured from the nominal VoH level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from Vol. to VoH.

The device inputs shall be conditioned such that all outputs are at a low nominal Vol level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at Vol. as all other outputs possible are switched from VoL to VoH. VoLP and VoLV are then measured from the nominal VoL level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from VOH to VOL.

- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances per MIL-STD-883 may be incorporated. For outputs, $L \le V_{IL}$ max, $H \ge V_{IH}$ min, where VIL max and VIH min are listed in section 1.4 herein.
- For propagation delay tests, all paths must be tested.
- This parameter shall be guaranteed, if not tested, to the limits specified in table I, herein,

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 8

DSCC FORM 2234 APR 97

9004708 0030698 174

\/			
Device type	01		
Case outlines	C, D	2	
Terminal number	Termina	l symbol	
1 2 3 4 5 6 7 8 9 10 11 12 13	1Y 1A 1B 2Y 2A 2B GND 3A 3B 3Y 4A 4B 4Y	NC 1Y 1A 1B NC 2Y NC 2A 2B GND NC 3A 3B 3Y	
15 16 17 18 19	 	NC 4A NC 4B 4Y	
20		Vcc	

NC = No connection

Pin description		
Terminal symbol	Description	
mA (m = 1 to 4)	A Inputs	
mB (m = 1 to 4)	B Inputs	
mY (m = 1 to 4)	Y Outputs	

FIGURE 1. Terminal connections.

(Each Gate)

INP	UTS	ОИТРИТ
mA	mB	mY
н	Х	L
X	H	L
L	L	H

H = High voltage level L = Low voltage level


X = Irrelevant

FIGURE 2. Truth table.


SIZE **STANDARD** Α 5962-97571 **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** 9

DSCC FORM 2234 APR 97

■ 9004708 0030699 030 ■



DSCC FORM 2234 APR 97



NOTES:

- 1. CL includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig
- $R_L = 5.0 \ k\Omega \pm 1$ percent, chip resistor in series with a 50Ω termination. For monitored outputs, the 50Ω termination shall be the 50Ω characteristic impedance of the coaxial connector to the oscilloscope. Input signal to the device under test:

- of signar to the device under test: $V_{\text{IN}} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{\text{IN}} \geq 1 \text{ MHz}$. tr, $t_{\text{I}} = 3 \text{ ns} \pm 1.0 \text{ ns}$. For input signal generators incapable of maintaining these values of t_{r} and t_{f} , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the $\pm 1.0 \text{ ns}$ tolerance and guaranteeing the results at 3.0 ns $\pm 1.0 \text{ ns}$; skew between any two switching inputs signals (t_{sk}): $\leq 250 \text{ ps}$.

FIGURE 4. Ground bounce test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 11

DSCC FORM 2234 APR 97

9004708 0030701 519

查询"5962-9757101Q2A"供应商 INPUT NEITHER mA OR mB 0.3 V 0.0 V $^{\mathsf{t}}_{\mathsf{PHL}}$ ^tPLH νон 50% OF V_{CC} OUTPUT nΥ · VOL V_{CC} OTHER INPUTS TIED TO -V_{CC} OR GND AS REQ'D VIN VOUT DEVICE PULSE GENERATOR UNDER TEST $\lesssim R_T$ c_{L}

NOTES:

- $C_L=50$ pF minimum or equivalent (includes test jig and probe capacitance). $R_T=50\Omega$ or equivalent
- 1. 2. 7. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR ≥ 1 MHz; t_r = 3.0 ns; t_r = 3.0 ns; t_r and t_r shall be measured from 0.3 V to 2.7 V and from 0.3 V to 2.7 V, respectively; duty cycle = 50 percent.

 Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8. 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

DSCC FORM 2234 APR 97

9004708 0030702 455 📰

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) T_A = +125°C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

DSCC FORM 2234 APR 97

■ 9004708 0030703 391 **■**

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 38535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

For C_{IN} a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} test. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

DSCC FORM 2234 APR 97

9004708 0030704 228

^{2/} PDA applies to subgroups 1 and 7.

d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each Volp, Volp, and Vohy from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each Volp, Voly, Vohp, and Vohy from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP}, V_{OHP}, V_{OLP}, and V_{OLP}, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP}, V_{OHP}, v_{OLP}, and V_{OLP} tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883;
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 15

DSCC FORM 2234 APR 97

9004708 0030705 164

章间"5962-975710102A"供应商 For device classes 0 and 7, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97571
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 16

DSCC FORM 2234 APR 97

■ 9004708 0030706 OTO

查询"5962-9757101QTANHORMICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-06-13

Approved sources of supply for SMD 5962-97571 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9757101QCA	01295	SNJ54AHCT02J
5962-9757101QDA	01295	SNJ54AHCT02W
5962-9757101Q2A	01295	SNJ54AHCT02FK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265

Point of contact:

I-20 at FM 1788

Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

■ 9004708 0030707 T37 ■