Vishay Dale

LED Display Modules

128 x 32 Graphics Display with Drive Electronics and + 5 V HC CMOS Level Video Interface Orange 0603 Chip LEDs, Normal Brightness, RoHS Compliant



The LEE-128G032-1 is an LED replacement for the popular APD-128G032 plasma display module. It is designed to offer high brightness and superior viewing characteristics in a slim package. This display is ideal for low to medium level information content and is ideal for applications such as arcade games, process control, POS terminals, medical equipment, message centers and ATM machines.

The LEE-128G032-1 LED display offers high contrast, wide viewing angle, and long distance readability. It emits a brilliant orange color which catches the attention of the viewer, but is yet comfortable to the eye.

The LEE-128G032-1 LED display has a video type interface and is driven in a standard row/column refresh method. Pixel data is clocked for a row, and rows are scanned sequentially. Signals are presented for serial data, dot clock, column latch, row data, row clock and display enable. The serial data is entered with the dot clock up to frequencies as high as 8 MHz. After a row of 128 pixels is clocked in, the column latch signal is toggled and the data is latched. At the time the data is latched, the display is briefly disabled using the display enable signal, then the row pointer is advanced with the row clock signal. Once each frame the row data must be asserted to synchronize the column serial data with the beginning row. The recommended scanning frequency is approximately 70 Hz, but may be as high as 200 Hz.

| STANDARD ELECTRICAL SPECIFICATIONS (1) | | | | | | | |
|---|-----------------|---------------------|-------|---------------------|-----------------|--|--|
| DESCRIPTION | SYMBOL | MIN. | TYP. | MAX. | UNITS | | |
| Logic and LED Drive Voltage | V _{CC} | + 4.5 | + 5.0 | + 5.5 | V_{DC} | | |
| Logic and LED Drive Current (Fully Lit) | I _{CC} | - | 1.1 | 1.3 | A _{DC} | | |
| Logic 1 Input | V _{ih} | 0.7 V _{CC} | | Carron S | V_{DC} | | |
| Logic 0 Input | V _{il} | | W.P | 0.3 V _{CC} | V_{DC} | | |

Note

(1) Recommended operating voltages, all maximums are absolute maximum

FEATURES

- LED replacement for the popular APD-128G032 plasma display module
- Phofree

RoHS

+ 5 V HC CMOS level video interface

- Large characters
- Highly visible for long distance viewing
- > 30:1 contrast ratio
- Brilliant neon orange color
- Slim profile
- Reduced power and brightness version
- Compliant to RoHS directive 2002/95/EC

ELECTRICAL SPECIFICATIONS

Voltage(s) Required: + 5 V_{DC} (V_{CC})

Power Required (Fully Lit): Typical = 5.5 W Maximum = 6.5 W

OPTICAL SPECIFICATIONS

Viewing Area: 12.75" [323.8 mm] W x 3.15" [80.01 mm] L Character Size (5 x 7): 0.65" [16.51 mm] H x 0.45" [11.43 mm] W

Pixel Size: 0.063" [1.6 mm] H x 0.031" [0.8 mm] W

Pixel Pitch: 0.100" [2.54 mm] Luminance: 100 ft-L minimum

Color: Neon orange Viewing Angle: > 150°

ENVIRONMENTAL SPECIFICATIONS


Operating Temperature: - 40 °C to + 85 °C Storage Temperature: - 40 °C to + 85 °C

Relative Operating Humidity: To 95 % non-condensing

Mechanical Shock: 30 G

Vibration: 3 G

Operating Altitude: 10 000 ft



Vi**對海以LDalte**8G032-1"供应商

LED Display Modules



| PIN DI | SCRIPTION | | | | |
|---|--|----------|----------------------------|--|--|
| J1 - POV | VER CONNECTOR | | | | |
| | -48-1082 or equivalent. M -50-3081 housing with 08 ent | | | | |
| PIN | SIGNAL | DESCR | DESCRIPTION | | |
| 1 | N/C | No conr | No connection | | |
| 2 | N/C | No conr | No connection | | |
| 3 | KEY | Used to | Used to key connector | | |
| 4 | GND | Ground | Ground | | |
| 5 | GND | Ground | Ground | | |
| 6 | V _{CC} | Logic ar | Logic and LED drive supply | | |
| 7 | RESERVED | No conr | No connection | | |
| 8 | N/C | No conr | No connection | | |
| J2 - DAT | A CONNECTOR | | | | |
| Tyco AMP 5103309-2 or equivalent. Mates with Tyco AMP 1658621-2 or equivalent | | | | | |
| PIN | DESCRIPTION | PIN | DESCRIPTION | | |
| 1 | Display enable | 2 | Ground | | |
| 3 | Row data | 4 | Ground | | |
| 5 | Row clock | 6 | Ground | | |
| 7 | Column latch | 8 | Ground | | |
| 9 | Dot clock | 10 | Ground | | |
| 11 | Serial data | 12 | Ground | | |
| 13 | No connection | 14 | Ground | | |
| J3 - POV | VER CONNECTOR | | | | |
| Tyco AMP 641737-1 or equivalent. Mates with Tyco AMP 1-480424-0 housing, 60617-4 socket crimp terminals | | | | | |
| PIN | SIGNAL | DESCR | DESCRIPTION | | |
| 1 | RESERVED | No conr | No connection | | |
| 2 | GND | Ground | Ground | | |
| 3 | GND | Ground | | | |
| | | | | | |

INTERFACE SIGNAL DESCRIPTION

 V_{CC}

Dot clock - This signal enters the *serial data* on each low to high transition. A total of 128 *dot clock* transitions must be present for each line of column/anode data.

Logic and LED drive supply

Serial data - This signal presents the pixel data in positive logic format. A logic one represents a lit pixel and a logic zero represents an extinguished pixel. Data is entered from right to left. The first pixel data entered will represent the left most pixel in the row.


Column latch - This signal latches the pixel data into the driver outputs. When the *column latch* signal goes to logic one the data entered previously will fall through to the driver outputs. When the signal returns to a logic zero the data is latched and the shift register is now ready to accept the next row of data. Must be held low while entering new *serial data*.

Display enable - This signal enables the output drivers. Using a duty cycle control, this signal may also be used for intensity control. The *display enable* must be at logic zero before the *column latch* signal transitions. To avoid display blurring, the *row clock* signal should also transition while *display enable* is a logic zero.

Row data - This signal is the first line marker for the scan. This input should be held high to correspond to the first row of pixel data.

Row clock - This signal clocks *row data* on the falling edge. The *row clock* signal is repetitive and must be present for proper scanning of the display module.

The LEE-128G032-1 has an unique input protection circuit that assures the column drivers stay blanked on power up. The protection circuit unblanks the column drivers when the row clock signal begins (i.e the display begins scanning).



| ORDERING INFORMATION | | | | |
|---|---------------|--|--|--|
| DESCRIPTION | PART NUMBER | | | |
| Display, Driver Electronics and + 5 V HC CMOS Interface | LEE-128G032-1 | | | |
| J2 Data Connector Kit (2 pcs. recommended) | 280105-08 | | | |
| J1 Power Connector Kit | 280108-14 | | | |
| J3 Power Connector Kit | 280108-15 | | | |



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08