

**FAIRCHILD**  
SEMICONDUCTOR™

August 1986  
Revised May 2000

## DM74S299 3-STATE 8-Bit Universal Shift/Storage Register

### General Description

This Schottky TTL eight-bit universal register features multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, HIGH. This places the 3-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are ENABLED or OFF.


### Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation:
  - Hold (Store)    Shift Left
  - Shift Right    Load Data
- 3-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z
- Guaranteed shift (clock) frequency 50 MHz
- Typical power dissipation 700 mW

### Ordering Code:

Order Number	Package Number	Package Description
DM74S299N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

### Connection Diagram



DM74S299 3-STATE 8-Bit Universal Shift/Storage Register



DM74S299

### Function Table

Mode	Inputs						Inputs/Outputs								Outputs			
	Clear	Function		Output Control		Clock	Serial		A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A</sub> '	Q <sub>H</sub> '
		S1	S0	G1 (Note 1)	G2 (Note 1)		SL	SR										
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
	H	X	X	L	L	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift Right	H	L	H	L	L	↑	X	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	H	Q <sub>Gn</sub>
	H	L	H	L	L	↑	X	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	L	Q <sub>Gn</sub>
Shift Left	H	H	L	L	L	↑	H	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	H	Q <sub>Bn</sub>	H
	H	H	L	L	L	↑	L	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	L	Q <sub>Bn</sub>	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

a...h = The level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

H = HIGH Level

L = LOW Logic Level


X = Either LOW or HIGH Logic Level

Q<sub>A0</sub>...Q<sub>H0</sub> = The output logic level of Q<sub>x</sub> before the indicated input conditions were established.

Q<sub>An</sub>...Q<sub>Hn</sub> = The output logic level before the active transition (↑) of the clock input.

**Note 1:** When one or both output controls are HIGH the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected

### Logic Diagram



Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current (Q <sub>A</sub> thru Q <sub>H</sub> )			-6.5	mA
	HIGH Level Output Current (Q <sub>A'</sub> , Q <sub>H'</sub> )			-0.5	
I <sub>OL</sub>	LOW Level Output Current (Q <sub>A</sub> thru Q <sub>H</sub> )			20	mA
	HIGH Level Output Current (Q <sub>A'</sub> , Q <sub>H'</sub> )			6	
f <sub>CLK</sub>	Clock Frequency (Note 3)	0	70	50	MHz
f <sub>CLK</sub>	Clock Frequency (Note 4)	0	60	40	MHz
t <sub>W</sub>	Pulse Width (Note 5)	Clock HIGH	10		ns
		Clock LOW	10		
		Clear LOW	10		
t <sub>SU</sub>	Setup Time (Note 6)(Note 5)(Note 7)	Select	15 <sup>↑</sup>		ns
		Data HIGH	7 <sup>↑</sup>		
		Data LOW	5 <sup>↑</sup>		
t <sub>H</sub>	Hold Time (Note 5)(Note 7)	5 <sup>↑</sup>			ns
t <sub>REL</sub>	Clear Release Time (Note 5)	10 <sup>↑</sup>			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:** C<sub>L</sub> = 15 pF, R<sub>L</sub> = 280Ω, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Note 4:** C<sub>L</sub> = 50 pF, R<sub>L</sub> = 280Ω, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Note 5:** T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Note 6:** The symbol (↑) indicates the rising edge of the clock pulse is used for reference.

**Note 7:** Data includes the two serial inputs and the eight input/output data lines.

DM74S299

Electrical Characteristics							
over recommended operating free air temperature (unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.2	V	
V <sub>OH</sub>	HIGH Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	Q <sub>A</sub> thru Q <sub>H</sub>	2.4	3.2	V	
		V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	Q <sub>A'</sub> , Q <sub>H'</sub>	2.7	3.4		
V <sub>OL</sub>	LOW Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			0.5	V	
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA	
I <sub>IH</sub>	HIGH Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.7V	A thru H, S0, S1		100	μA	
			Any Other		50		
I <sub>IL</sub>	LOW Level Input Current	V <sub>CC</sub> = Max V <sub>I</sub> = 0.5V	Clock, Clear		-2	mA	
			S0, S1		-0.5		
			Other		-0.25		
I <sub>OZH</sub>	Off-State Output Current with HIGH Level Output Voltage Applied (Q <sub>A</sub> thru Q <sub>H</sub> )	V <sub>CC</sub> = Max, V <sub>O</sub> = 2.4V V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			100	μA	
I <sub>OZL</sub>	Off-State Output Current with LOW Level Output Voltage Applied (Q <sub>A</sub> thru Q <sub>H</sub> )	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.5V V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			-250	μA	
I <sub>OS</sub>	Short Circuit Output Current (Q <sub>A</sub> thru Q <sub>H</sub> )	V <sub>CC</sub> = Max (Note 10)		-40	-100	mA	
	Short Circuit Output Current (Q <sub>A'</sub> , Q <sub>H'</sub> )	V <sub>CC</sub> = Max (Note 10)		-20	-100		
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max		140	225	mA	
<b>Note 8:</b> T <sub>A</sub> = 25°C and V <sub>CC</sub> = 5V.							
<b>Note 9:</b> All typicals are at V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C.							
<b>Note 10:</b> Not more than one output should be shorted at a time, and the duration should not exceed one second.							
Switching Characteristics							
at V <sub>CC</sub> = 5V and T <sub>A</sub> = 25°C (See Section 1 for Test Waveforms and Output Load)							
Symbol	Parameter	From (Input) To (Output)	R <sub>L</sub> = 280Ω (Note 12)				Units
			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	(Note 13)	50		40		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output (Note 12)	Clock to Q <sub>A'</sub> or Q <sub>H'</sub>		20		22	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output (Note 12)	Clock to Q <sub>A'</sub> or Q <sub>H'</sub>		20		23	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q <sub>A</sub> thru Q <sub>H</sub>				21	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q <sub>A</sub> thru Q <sub>H</sub>				21	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output (Note 12)	Clear to Q <sub>A'</sub> or Q <sub>H'</sub>		21		24	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q <sub>A</sub> thru Q <sub>H</sub>				24	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output	$\overline{G}1, \overline{G}2$ to Q <sub>A</sub> thru Q <sub>H</sub>				18	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output	$\overline{G}1, \overline{G}2$ to Q <sub>A</sub> thru Q <sub>H</sub>				18	ns
t <sub>PHZ</sub>	Output Disable Time to HIGH Level Output (Note 11)	$\overline{G}1, \overline{G}2$ to Q <sub>A</sub> thru Q <sub>H</sub>		12			ns
t <sub>PLZ</sub>	Output Disable Time to LOW Level Output (Note 11)	$\overline{G}1, \overline{G}2$ to Q <sub>A</sub> thru Q <sub>H</sub>		12			ns
<b>Note 11:</b> C <sub>L</sub> = 5 pF.							
<b>Note 12:</b> R <sub>L</sub> = 1KΩ for delays measured to Q <sub>A'</sub> and Q <sub>H'</sub> .							
<b>Note 13:</b> For testing f <sub>MAX</sub> all outputs are loaded simultaneously.							

