

OVERVIEW

The SM5834AG is an FIR digital filter fabricated in Molygate® CMOS for video signal processors. The SM5834AG processes 10-bit signal data using mathematical blocks set by 10-bit coefficient data. It comprises six 10×10 -bit multipliers and eleven 16-bit adders, enabling it to be configured as a single-chip, asymmetrical 6-tap filter or a symmetrical 11-tap filter. Several devices can be cascaded to realize longer filters.

The filter coefficients are stored in six programmable registers which can be updated during normal operation. The maximum signal sampling frequency is 25 MHz.


FEATURES

- Filter configuration
 - Asymmetrical 6-tap FIR filter (Mode I)
 - Symmetrical 11-tap FIR filter (Mode II)
 - Devices can be cascaded for longer filters
- Data format
 - 10-bit 2s-complement input data
 - 10-bit 2s-complement coefficient data
 - 16-bit 2s-complement internal processing
 - 25 MHz maximum sampling rate
- Arithmetic blocks
 - Six 10×10 -bit $\rightarrow$ 16-bit multipliers
 - Six 10-bit coefficient buffers
 - Six 10-bit coefficient registers
 - Eleven 16 + 16-bit $\rightarrow$ 16-bit adders
- 25 MHz throughput rate with fixed coefficients, and 20 MHz with adaptive coefficients
- Coefficient registers can be read.
- Two-tier coefficient registers for synchronized update
- Support for 8-bit bus interface
- Overflow detect function
- TTL-compatible input/outputs
- 5 ± 0.5 V supply
- 84-pin PGA (pin-grid array)
- Molygate® CMOS process


APPLICATIONS

- Digital VCR filters

PACKAGE DIMENSIONS




PINOUT



Unit: mm

BLOCK DIAGRAM



[查询"SM5834AG"供应商](#)

PIN DESCRIPTION

Number	Pin Number	Name	I/O	Description
1	B2	D10	ip	Signal data input bit 0 (LSB)
2	C2	D11	ip	Signal data input bit 1
3	B1	D12	ip	Signal data input bit 2
4	C1	D13	ip	Signal data input bit 3
5	D2	D14	ip	Signal data input bit 4
6	D1	D15	ip	Signal data input bit 5
7	E3	D16	ip	Signal data input bit 6
8	E2	D17	ip	Signal data input bit 7
9	E1	D18	ip	Signal data input bit 8
10	F2	D19	ip	Signal data input bit 9 (MSB)
11	F3	VSS1		Ground
12	G3	VDD1		5 V supply
13	G1	DO9	o	Signal data output bit 9 (MSB)
14	G2	DO8	o	Signal data output bit 8
15	F1	DO7	o	Signal data output bit 7
16	H1	DO6	o	Signal data output bit 6
17	H2	DO5	o	Signal data output bit 5
18	J1	DO4	o	Signal data output bit 4
19	K1	DO3	o	Signal data output bit 3
20	J2	DO2	o	Signal data output bit 2
21	L1	NC		No connection
22	K2	NC		No connection
23	K3	NC		No connection
24	L2	DO1	o	Signal data output bit 1
25	L3	DO0	o	Signal data output bit 0 (LSB)
26	K4	SO15	o	Sum output bit 15 (MSB)
27	L4	SO14	o	Sum output bit 14
28	J5	SO13	o	Sum output bit 13
29	K5	SO12	o	Sum output bit 12
30	L5	SO11	o	Sum output bit 11
31	K6	SO10	o	Sum output bit 10
32	J6	VSS2		Ground
33	J7	VDD2		5 V supply
34	L7	SO9	o	Sum output bit 9
35	K7	SO8	o	Sum output bit 8
36	L6	SO7	o	Sum output bit 7

[查询"SM5834AG"供应商](#)

SM5834AG

Number	Pin Number	Name	I/O	Description
37	L8	SO6	o	Sum output bit 6
38	K8	SO5	o	Sum output bit 5
39	L9	SO4	o	Sum output bit 4
40	L10	SO3	o	Sum output bit 3
41	K9	SO2	o	Sum output bit 2
42	L11	NC		No connection
43	K10	SO1	o	Sum output bit 1
44	J10	SO0	o	Sum output bit 0 (LSB)
45	K11	OVF	o	Overflow detect (active-HIGH)
46	J11	SI0	ip	Cascade sum input bit 0 (LSB)
47	H10	SI1	ip	Cascade sum input bit 1
48	H11	SI2	ip	Cascade sum input bit 2
49	F10	SI3	ip	Cascade sum input bit 3
50	G10	SI4	ip	Cascade sum input bit 4
51	G11	SI5	ip	Cascade sum input bit 5
52	G9	SI6	ip	Cascade sum input bit 6
53	F9	SI7	ip	Cascade sum input bit 7
54	F11	VSS3		Ground
55	E11	VDD3		5 V supply
56	E10	SI8	ip	Cascade sum input bit 8
57	E9	SI9	ip	Cascade sum input bit 9
58	D11	SI10	ip	Cascade sum input bit 10
59	D10	SI11	ip	Cascade sum input bit 11
60	C11	SI12	ip	Cascade sum input bit 12
61	B11	SI13	ip	Cascade sum input bit 13
62	C10	SI14	ip	Cascade sum input bit 14
63	A11	SI15	ip	Cascade sum input bit 15
64	B10	6TP	ip	Filter tap number select. 6-tap asymmetrical mode when HIGH and 11-tap symmetrical mode when LOW
65	B9	VSS4		Ground
66	A10	CS	!	Chip select
67	A9	RD	!	Coefficient read signal
68	B8	WR	!	Coefficient write signal
69	A8	C8H	ip	Coefficient high-order byte select. High byte when C8H = HIGH
70	B6	A2	ip	Coefficient register address bit 2
71	B7	A1	ip	Coefficient register address bit 1
72	A7	A0	ip	Coefficient register address bit 0

[查询"SM5834AG"供应商](#)

Number	Pin Number	Name	I/O	Description
73	C7	CLK	I	Clock input
74	C6	C19	io	Coefficient data input/output bit 9 (MSB)
75	A6	C18	io	Coefficient data input/output bit 8
76	A5	C17	io	Coefficient data input/output bit 7
77	B5	C16	io	Coefficient data input/output bit 6
78	C5	C15	io	Coefficient data input/output bit 5
79	A4	C14	io	Coefficient data input/output bit 4
80	B4	C13	io	Coefficient data input/output bit 3
81	A3	C12	io	Coefficient data input/output bit 2
82	A2	C11	io	Coefficient data input/output bit 1
83	B3	C10	io	Coefficient data input/output bit 0 (LSB)
84	A1	VDD4		5 V supply

Note

i = input, ip = input with pull-down resistance, o = output, io = input/output

SPECIFICATIONS

Absolute Maximum Ratings

$V_{SS} = 0\text{ V}$

Parameter	Symbol	Rating	Unit
Supply voltage range	V_{DD}	-0.3 to 7.0	V
Input voltage range	V_{IN}	-0.3 to $V_{DD} + 0.3$	V
Power dissipation	P_W	1.2	W
Storage temperature range	T_{stg}	-40 to 125	deg. C
Soldering temperature	T_{sld}	255	deg. C
Soldering time	t_{sld}	10	s

Recommended Operating Conditions

$V_{SS} = 0\text{ V}$

Parameter	Symbol	Rating	Unit
Supply voltage range	V_{DD}	4.75 to 5.25	V
Operating temperature range	T_{opr}	-20 to 70	deg. C

[查询"SM5834AG"供应商](#)

DC Electrical Characteristics

 $V_{DD} = 4.75$ to 5.25 V, $T_a = -20$ to 70 deg. C, $V_{SS} = 0$ V unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Standby current consumption	I_S	$V_{IN} = V_{DD}$ or 0 V	—	—	10.0	μ A
Operating current consumption	I_{DD}	$V_{DD} = 5$ V, $f = 25$ MHz, all outputs open	—	—	200	mA
HIGH-level input voltage	V_{IH}	See notes 1 and 2.	2.4	—	—	V
LOW-level input voltage	V_{IL}	See note 3.	—	—	0.5	V
HIGH-level output voltage	V_{OH}	$I_{OH} = -0.4$ mA, See note 3.	2.5	—	—	V
		$I_{OH} = -1.0$ mA, See note 4.	2.5	—	—	
LOW-level output voltage	V_{OL}	$I_{OL} = 1.6$ mA, See note 3.	—	—	0.4	V
		$I_{OL} = 4.0$ mA, See note 4.	—	—	0.4	
HIGH-level input current	I_{IH}	$V_{IN} = V_{DD}$. See note 2.	—	10	20	μ A
HIGH-level input leakage current	I_{LH}	$V_{IN} = V_{DD}$. See note 1.	—	—	1.0	μ A
LOW-level input leakage current	I_{LL}	$V_{IN} = 0$ V, See notes 1 and 2.	—	—	1.0	μ A
High-impedance HIGH-level output leakage current	I_{ZH}	$\overline{V_{RO}} = V_{IH}$, $V_{OUT} = V_{DD}$	—	—	5.0	μ A
High-impedance LOW-level output leakage current	I_{ZL}	$\overline{V_{RO}} = V_{IH}$, $V_{OUT} = 0$ V	—	—	5.0	μ A

Notes

1. Pins CLK, RD, WR and CS are TTL-level inputs.
2. Pins SIO to SI15, DIO to D19, 6TP, C8H and A0 to A2 are TTL-level inputs with pull-down resistances.
3. Pins CIO to C19 are TTL-level input/outputs.
4. Pins S00 to S015, D00 to D09, and OVF are TTL-level outputs.

AC Electrical Characteristics

 $V_{DD} = 4.75$ to 5.25 V, $T_a = -20$ to 70 deg. C, $V_{SS} = 0$ V unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Clock frequency	f_{CLK}	Fixed coefficients	1	—	25	MHz
		Adaptive coefficients	1	—	20	
Clock LOW-level pulsewidth	t_{PWL}	See figure 1.	15	—	—	ns
Clock HIGH-level pulsewidth	t_{PWH}		15	—	—	ns
Clock rise time	t_r		—	—	100	ns
Clock fall time	t_f		—	—	100	ns
DIO to D19 data input setup time	t_{SI}		10	—	—	ns
DIO to D19 data input hold time	t_{HI}	See figure 2.	5	—	—	ns

[查询"SM5834AG"供应商](#)


[查询"SM5834AG"供应商](#)

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
SIO to S15 sum input setup time	t _{s2}	See figure 3.	10	—	—	ns
SIO to S15 sum input hold time	t _{h2}		3	—	—	ns
CLK to DON data output delay time	t _{PD1}	See figure 4. See note 5.	—	—	25	ns
CLK to DON data output hold time	t _{OH1}		8	—	—	ns
CLK to SOM sum output delay time	t _{PD2}	See figure 5. See note 5.	—	—	27	ns
CLK to SOM sum output hold time	t _{OH2}		8	—	—	ns
CLK to OVF overflow output delay time	t _{PD3}	See figure 6. See note 5.	—	—	25	ns
CLK to OVF overflow output hold time	t _{OH3}		8	—	—	ns
Write cycle time	t _{WC}	See figure 7.	50	—	—	ns
W _R write clock pulsewidth	t _{PW2}		25	—	—	ns
CIO to C19 coefficient data setup time	t _{s3}		5	—	—	ns
CIO to C19 coefficient data hold time	t _{h3}		15	—	—	ns
A0 to A2 and $\overline{\text{CS}}$ address setup time	t _{s4}		5	—	—	ns
A0 to A2 and $\overline{\text{CS}}$ address hold time	t _{h4}		5	—	—	ns
C8H high-byte setup time	t _{s5}		15	—	—	ns
C8H high-byte hold time	t _{h5}		15	—	—	ns
Read cycle time	t _{RC}		100	—	—	ns
A0 to A2 address access time	t _{AA}		—	—	80	ns
$\overline{\text{CS}}$ chip select access time	t _{ACS}	See figure 8. See note 6.	—	—	80	ns
C8H high-byte access time	t _{AC8H}		—	—	80	ns
A0 to A2 coefficient output hold time	t _{OH4}		8	—	—	ns
C8H coefficient output hold time	t _{OH5}		8	—	—	ns
R _D coefficient output enable, output delay time (low impedance)	t _{OLZ}		8	—	—	ns
CS coefficient output enable, output delay time (low impedance)	t _{CLZ}	See figure 8. See note 6.	8	—	—	ns
R _D to C19 coefficient output enable, output delay time	t _{OE}		—	—	90	ns
R _D coefficient output disable, output delay time	t _{OHZ}		—	—	30	ns
CS coefficient output disable, output delay time	t _{CHZ}	See figure 8. See note 6.	—	—	35	ns


Parameter	Symbol	Condition	Rating		Unit
			min	typ	
			max		
Input capacitance	C _{IN}	f = 1 MHz. See notes 1 and 2.	—	—	10 pF
Input/output capacitance	C _{IO}	f = 1 MHz, V _{RD} = V _{IH}	—	—	20 pF

Notes

1. Pins **CLK**, **RD**, **WR** and **CS** are TTL-level inputs.
2. Pins **S10** to **S115**, **D10** to **D19**, **6TP**, **C8H** and **A0** to **A2** are TTL-level inputs with pull-down resistances.
3. Pins **C10** to **C19** are TTL-level input/outputs.
4. Typical values are measured at $V_{DD} = 5\text{ V}$ and $T_a = 25\text{ deg. C}$
5. Measurement circuit 1



6. Measurement circuit 2



Timing Diagrams




Figure 1. Clock input waveform




Figure 2. Data input timing




Figure 3. Sum input timing




Figure 4. Data output timing




Figure 5. Sum output timing




Figure 6. Overflow output timing

Mode	6TP	Filter configuration
I	HIGH	Asymmetrical 6-tap FIR filter
II	LOW	Symmetrical 11-tap FIR filter

The SM5834AG can be configured as a symmetrical filter—with filter coefficients symmetrical about the center tap—or an asymmetrical filter as shown in the following table.


Filter Type Select

FUNCTIONAL DESCRIPTION

WR should be held HIGH during the read cycle.

Note


Figure 8. Coefficient read timing




RD should be held HIGH during the write cycle.

Note

Figure 7. Coefficient write timing




$$SO(n) = SI(n) + \sum_{s=0}^m [K^m \times D(n + m)] + \sum_{t=0}^m [K^m \times D(n + 10 - m)]$$




Flow diagram

Mode II



Timing diagram

$$[(u + u)D \times uK]^0 \sum_5^m + (u)SI = (u)SO$$




Flow diagram

Mode 1

查询"SM5834AG"供应商


Note
If both the signal data and coefficient data are set to -1 (the maximum negative value), then an overflow will occur and an incorrect result will be produced. Accordingly, do not set any coefficients to -1.

The five least-significant bits from the multiplier output are rounded off. The multiplier output sign bit is extended into the extended-precision bits.




The multipliers multiply 10-bit signal data by 10-bit coefficient data to produce a 16-bit internal result. The following figures show the relationship between the input data, coefficient data and output data.

Multiplier Input/Output Data




Signal Data and Coefficient Data Format
The filter input data, signal data output and coefficient input/output data all use the same 10-bit 2s-complement format.



Timing diagram

Adder Arithmetic Data Format

All internal arithmetic operations are performed using 16-bit 2s-complement format.



The range of the sum result before overflow is $(-4 < SUM < 4 - 2^{-13})$

Overflow Detect Function (OVF)

If an overflow occurs in any of the adders, the OVF output flag goes HIGH. All adder overflow outputs are ORed synchronously, so the OVF flag does not necessarily go HIGH at the same time as the sum output resulting from the erroneous data. The corresponding sum output can be any of the six (in error.




Figure 9. Overflow processor block diagram




Figure 10. OVF and sum output relation

Figure 12. Coefficient write

Coefficient high-byte select function

The C8H pin allows the SM5834AG to be connected to an 8-bit bus. When C8H is HIGH, the two least-significant bits of the coefficient input/output bus (C10 and C11) correspond to the top two bits of the buffer data (CB8 and CB9). Note that on a buffer read, CB9 is extended into bits 2 through 7 of the output data (C12 to C17). Table 2. Writing to the coefficient buffer high-order byte (C8H = HIGH)

CBUF bit	CBUF data
CB9	C11
CB8	C10
CB7 to CB0	Can't write

Table 3. Reading from the coefficient buffer high-order byte (C8H = HIGH)

C1 bit	C1 output data
C19	CB9
C18	CB8
C17 to C12	CB9
C11	CB9
C10	CB8

8-bit bus read/write

Writing to (or reading from) the coefficient buffer when connected to an 8-bit bus is simply a matter of performing two consecutive writes (or reads), changing the level on the C8H pin between read or write strobes. Figures 14 and 15 illustrate the timing of this process.

In this example, the data read or written is 3FCH. Note the output value of FFH when the high byte is read, due to extension of bit 9 into the output word.

Cascade Connection

Two or more SM5834AGs can be cascaded to realize longer filters. For cascade connection, the sum outputs (S00 to S015) of each device are connected to the sum inputs (S10 to S115) of the next device. Similarly, the data outputs (D00 to D09) of each device are connected to the data inputs (D10 to D19) of the next device. The coefficient

The center device in the chain is configured as a symmetrical 11-tap filter, and the remainder as asymmetrical 6-tap filters.

Symmetrical filter configuration

Outputs of each device are programmed by connecting each CS input to individual chip select lines.

Figure 15. Coefficient read from 8-bit bus






Figure 14. Coefficient write to 8-bit bus



Maximum gain	1
Maximum number of taps	256
	1024
	4096



$$\frac{12}{2(m-2)} = \alpha_N$$

$$\frac{12}{(2-1)^2} = w_{0N}$$

Multiplier output is rounded to 16 bits in each stage, which generates quantization noise that accumulates in the final stage. The quantization noise generated by each multiplier stage is

Filter Tap Number Limitations


where N is the number of filter taps.

$$(1 - N \leq t \leq 0) \quad 6-2-1 \leq 10 \leq 1-$$

The range of permissible filter coefficients is


Although each adder has two extended-precision bits to allow for an increase in gain, the possibility of overflow in the adders increases for longer filters.

Filter Coefficient Limitations



All devices are configured as asymmetrical 6-tap filters.


Asymmetrical filter configuration



SM5834AG

TYPICAL APPLICATION

23-tap Linear Phase Filter



NIPPON PRECISION CIRCUITS LTD. reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Ltd. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Ltd. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.

NPC
NIPPON PRECISION CIRCUITS LTD.

NIPPON PRECISION CIRCUITS LTD.
Shuwa Sakurabashi Building
5-4, Hachobori 4-chome
Chuo-ku, Tokyo 104, Japan
Telephone: 03-3555-7521
Facsimile: 03-3555-7528

供应商"SM5834AG"查询