

### **General Description**

The MAX4951 dual-channel buffer is designed to re-drive serial-ATA (SATA) I and SATA II signals and is functional up to 6.0Gbps for next-generation data rates. The MAX4951 can be placed near an eSATA connector to overcome board losses and produce an eSATA-compatible signal level.

The MAX4951 preserves signal integrity at the receiver by reestablishing full output levels, and can reduce the total system jitter (T<sub>J</sub>) by squaring up the signal. This device features channel-independent digital boost controls to drive SATA outputs over longer trace lengths, or to meet eSATA specifications. SATA Out-Of-Band (OOB) signaling is supported using high-speed amplitude detection on the inputs, and squelch on the corresponding outputs. Inputs and outputs are all internally  $50\Omega$  terminated and must be AC-coupled to the SATA controller IC and SATA device.

The MAX4951 operates from a single +3.3V (typ) supply and is available in a small, 4mm x 4mm, TQFN package with flow-through traces for ease of layout. This device is specified over the 0°C to +70°C operating temperature range.

### **Applications**

Servers

**Desktop Computers** 

Notebook Computers

**Docking Stations** 

Data Storage/Workstations

#### **Features**


- ♦ Single +3.3V (typ) Supply Operation
- ♦ Supports SATA I (1.5Gbps) and SATA II (3.0Gbps)
- ♦ Supports up to 6.0Gbps for Next-Generation **Applications**
- ♦ Meets SATA I, SATA II Input-/Output-Return Loss
- **♦ Supports eSATA Levels**
- ♦ Supports SATA Out-of-Band (OOB) Signaling
- ♦ Internal Input/Output 50Ω Termination Resistors
- ♦ Inline Signal Traces for Flow-Through Layout
- ♦ ESD Protection on All Pins: ±5.5kV
- Space-Saving, 4mm x 4mm, TQFN Package

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX4951CTP+	0°C to +70°C	20 TQFN-EP*	

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad.

### Pin Configuration



N/IXI/N

df.dzsc.com

### **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to GND.)	-0.3V to +4.0V
HAP, HAM, DBP, DBM, EN, BA, BB (Note 1)	
Short-Circuit Output Current (HBP, HBM, DAP, DAM)	
Continuous Current at Inputs (HAP, HAM, DBP, DBM)	±30mA
Continuous Current (EN, BA, BB)	±5mA

Continuous Power Dissipation ( $T_A = +70$ °C)
20-Pin TQFN (derate 25.6mW/°C above +70°C) 2051mW
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) (Note 2)
20-Pin TQFN6°C/W
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) (Note 2)
20-Pin TQFN39°C/W
Operating Temperature Range0°C to +70°C
Storage Temperature Range55°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Note 1: All I/O pins are clamped by internal diodes.

**Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, C_L = 10 \text{nF}, R_L = 50\Omega, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3 \text{V}, T_A = +25^{\circ}\text{C}.)$  (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Power-Supply Range	Vcc		3.0		3.6	V
Operating Cumply Current	loo	BA = BB = V <sub>CC</sub>		90	125	mA
Operating Supply Current	Icc	BA = BB = GND		70	100	mA
Standby Supply Current	ISTBY	EN = GND		7	10	mA
Single-Ended Input Resistance	Z <sub>RX-SE-DC</sub>		40			Ω
Differential Input Resistance	Z <sub>RX-DIFF-DC</sub>		85	100	115	Ω
Single-Ended Output Resistance	Z <sub>TX-SE-DC</sub>		40			Ω
Differential Output Resistance	Z <sub>TX-DIFF-DC</sub>		85	100	115	Ω
AC PERFORMANCE						
		f = 150MHz to 300MHz		-29	-18	
		f = 300MHz to 600MHz		-26	-14	
Differential Input Return Loss	DI ev eve	f = 600MHz to 1200MHz		-22	-10	dB
(Note 4)	RL <sub>RX-DIFF</sub>	f = 1.2GHz to 2.4GHz		-18	-8	UB UB
		f = 2.4GHz to 3.0GHz		-15	-3	
		f = 3.0GHz to 5.0GHz		-14	-1	
		f = 150MHz to 300MHz			-5	
		f = 300MHz to 600MHz			-5	
Common-Mode Input Return Loss	RL <sub>RX-CM</sub>	f = 600MHz to 1200MHz			-2	dB
(Note 4)		f = 1.2GHz to 2.4GHz			-2	
		f = 2.4GHz to 3.0GHz			-2	
		f = 3.0GHz to 5.0GHz			-1	

\_ /N/IXI/N

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_L = 10 \text{nF}, R_L = 50\Omega, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Note 3)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS	
		f = 150MHz to 300MHz			-32	-14	
		f = 300MHz to 600N		-26	-8		
Differential Output Return Loss	DI	f = 600MHz to 1200	)MHz		-21	-6	
(Note 4)	RL <sub>TX-DIFF</sub>	f = 1.2GHz to 2.4GHz			-16	-6	dB -
		f = 2.4GHz to 3.0G	f = 2.4GHz to 3.0GHz		-15	-3	
		f = 3.0GHz to 5.0G	Hz		-13	-1	
		f = 150MHz to 300MHz				-8	
		f = 300MHz to 600N	ИНz			-5	
Common-Mode Output Return Loss	Dimension	f = 600MHz to 1200	)MHz			-2	dB
(Note 4)	RL <sub>TX</sub> -CM	f = 1.2GHz to 2.4G	Hz			-2	UB
		f = 2.4GHz to 3.0G	Hz			-2	
		f = 3.0GHz to 5.0GHz				-1	
Differential Input Signal Range	V <sub>RX-DFF-PP</sub>	SATA 1.5Gbps/3.00	Gbps	220		1600	mV <sub>P-P</sub>
Differential Output Swing	V <sub>TX-DFF-PP</sub>	$C_{DEE-PP}$ $f = 750MHz$	BA = BB = GND	450	525	650	mV <sub>P-P</sub>
Differential Output Swing			$BA = BB = V_{CC}$	770	930	1144	
Propagation Delay	tpD				240		ps
Output Rise/Fall Time	t <sub>R</sub>	(Notes 4, 5)			60		ps
Deterministic Jitter	T <sub>TX-DJ-DFF</sub>	Up to 6.0Gbps (Notes 4, 6)				15	psp-p
Random Jitter	T <sub>TX-RJ-DFF</sub>	Up to 6.0Gbps (No	tes 4, 6)			1.8	psRMS
OOB Detector Threshold	V <sub>TH</sub> -OOB	SATA OOB		50		150	mV <sub>P-P</sub>
OOB Output Startup/Shutdown Time	toob	(Note 7)			2	5	ns
Crosstalk	CTK	f ≤ 1.5GHz	BA = BB = GND		-35		dB
Glossiaik	OTI		$BA = BB = V_{CC}$		-30		
LOGIC INPUT							
Input Logic-High	VIH			1.4			V
Input Logic-Low	V <sub>IL</sub>					0.6	V
Input Logic Hysteresis	V <sub>HYST</sub>				0.1		V
ESD PROTECTION							
All Pins		Human Body Mode	ıl		±5.5		kV

Note 3: All devices are 100% production tested at  $T_A = +70^{\circ}C$ . All temperature limits are guaranteed by design.

Note 4: Guaranteed by design.


Note 5: Rise and fall times are measured using 20% and 80% levels.

Note 6: DJ measured using K28.5 pattern; RJ measured using K28.7 pattern.

Note 7: Total time for OOB detection circuit to enable/squelch the output.

### **Typical Operating Characteristics**


( $V_{CC} = 3.3V$ ,  $T_A = +25$ °C, all eye diagrams measured using K28.5 pattern.)





· \_\_\_\_\_ //////

## Typical Operating Characteristics (continued)

 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, all eye diagrams measured using K28.5 pattern.)$ 







### **Pin Description**

PIN	NAME	FUNCTION
1	HAP	Noninverting Input from Host Channel A
2	HAM	Inverting Input from Host Channel A
3, 13, 17, 18, 19	GND	Ground
4	HBM	Inverting Output to Host Channel B
5	HBP	Noninverting Output to Host Channel B
6, 10, 16, 20	V <sub>C</sub> C	Positive Supply Voltage Input. Bypass V <sub>CC</sub> to GND with 0.1µF and 0.001µF capacitors in parallel and as close to the device as possible.
7	EN	Active-High Enable Input. Drive EN low to put device in standby mode. Drive EN high for normal operation. EN is internally pulled down.
8	BB	Channel-B Boost Enable Input. Drive BB high to enable channel-B output boost. Drive BB low for standard SATA output level. BB is internally pulled down.
9	ВА	Channel-A Boost Enable Input. Drive BA high to enable channel-A output boost. Drive BA low for standard SATA output level. BA is internally pulled down.
11	DBP	Noninverting Input from Device Channel B
12	DBM	Inverting Input from Device Channel B
14	DAM	Inverting Output to Device Channel A
15	DAP	Noninverting Output to Device Channel A
	EP	Exposed Pad. Internally connected to GND. EP must be electrically connected to a ground plane for proper thermal and electrical operation.

## **Detailed Description**

The MAX4951 consists of two identical buffers that take SATA input signals and return them to full output levels. This device functions up to 6.0Gbps for next-generation SATA applications.

### Input/Output Terminations

Inputs and outputs are internally  $\bar{50}\Omega$  terminated to V<sub>CC</sub> (see the *Functional Diagram/Truth Table*) and must be AC-coupled to the SATA controller IC and SATA device for proper operation.

#### **Out-Of-Band Logic**

The MAX4951 provides full Out-Of-Band (OOB) signal support through high-speed amplitude detection circuitry. SATA OOB differential input signals of 50mV<sub>P-P</sub> or less are detected as OFF and not passed to the output. This prevents the system from responding to unwanted noise. SATA OOB differential input signals of 150mV<sub>P-P</sub> or more are detected as ON and passed to the output. This allows OOB signals to transmit through the MAX4951. The time for the amplitude detection circuit to detect an inactive SATA OOB input and squelch the associated output, or detect an active SATA OOB input and enable the output, is less than 5ns.

#### **Enable Input**

The MAX4951 features an active-high enable input (EN). EN has an internal pulldown resistor of  $70k\Omega$  (typ). When EN is driven low or left unconnected, the MAX4951 enters low-power standby mode and the buffers are disabled. Drive EN high for normal operation.


#### **Output Boost Selection Inputs**

The MAX4951 has two digital control logic inputs, BA and BB. BA and BB have internal pulldown resistors of  $70k\Omega$  (typ). BA and BB control the boost level of their corresponding buffers (see the Functional Diagram/Truth Table). Drive BA or BB low or leave unconnected for standard SATA output levels. Drive BA or BB high to boost the output. The boosted output level compensates for attenuation from longer trace-length cables or to meet eSATA specifications.

## \_Applications Information

Figure 3 shows a typical application circuit with the MAX4951 used to drive an eSATA output. The diagram assumes that the MAX4951 is close to the SATA host controller. BB is set low to drive standard SATA levels to the host, and BA is set high to drive eSATA levels to the device. If the MAX4951 is further from the controller, set BB high to compensate for attenuation.

## Functional Diagram/Truth Table



MAX4951							
EN	CHANNEL B						
0	Χ	Χ	Standby	Standby			
1	0	0	Standard SATA	Standard SATA			
1	1	0	Boost	Standard SATA			
1	0	1	Standard SATA	Boost			
1	1	1	Boost	Boost			

X = Don't Care

#### **Exposed-Pad Package**

The exposed-pad, 20-pin, TQFN package incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The exposed pad on the MAX4951 must be soldered to GND for proper thermal and electrical performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.

#### Lavout

Use controlled-impedance transmission lines to interface with the MAX4951 high-speed inputs and outputs.

Place power-supply decoupling capacitors as close as possible to  $\ensuremath{\text{V}_{\text{CC}}}$ .

#### **ESD Protection**

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The MAX4951 is protected against ESD up to ±5.5kV (Human Body Model) without damage. The ESD structures withstand ±5.5kV in all states: normal operation and powered down. After an ESD event, the MAX4951 continues to function without latchup.

#### **Human Body Model**

The MAX4951 is characterized for  $\pm 5.5$ kV ESD protection using the Human Body Model (MIL-STD-883, Method 3015). Figure 1 shows the Human Body Model and Figure 2 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a 1.5k $\Omega$  resistor.




Figure 1. Human Body ESD Test Model

#### **Power-Supply Sequencing**

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all devices. Always apply V<sub>CC</sub> before applying signals, especially if the signal is not current limited.




Figure 2. Human Body Current Waveform




Figure 3. Typical Application Circuit

## **Chip Information**

## Package Information

PROCESS: BiCMOS For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
20 TQFN-EP	T2044-2	<u>21-0139</u>

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/08	Initial release	_
1	5/09	Updated Features, Electrical Characteristics table, Applications Information section, and added ESD Protection and Human Body Model sections.	1, 3, 6, 7, 8

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.