									EVIS	IONS										
查询 5962	-975	9901	QXC	;"快小	^{⊻ 苘} D	ESCR		N					DA	ATE (Y	R-MO-D	DA)		APPR	OVED)
												4				1				
																				-
REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22												
REV STATUS	3			RE\	/															
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
DMIC NUA				PRE	PARE	D BY														
PMIC N/A					Kenne		е					DEF						LUMB	US	
															10, OI	HIO 4:	5216			
STAN		RD			CKED Jeff E) BY Bowlin	g													
MICRO			Т							MIC	POCI	PCI		MOR	אם א	GITAL				
DRA	WIN	١G		APP	ROVE	D BY				CMO	OS,EL	ECTI	RICAL	LY AI	LTER.	ABLE	FLAS			
THIS DF		IGIS					lonnin)GRA CON	MMA	BLEL	OGIC	DEV	ICE, N	IONC	LITH	IC	
	ILABL	E.																		
DEPAR	RTME	NTS		DRA	WING			L DAT	Е	<u> </u>		r			1					
AND AGEN DEPARTMEN						97-(07-03			SIZE	-		E CO			59	62.	.97	599	
				REV	ISION	LEVE	EL				1	6	726	8						
AMSC	N/A									SHE	ET	1	ć	DF	22	2				
												•				-				
DESC FORM 2	000																			

APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E200-97

9004708 0029906 18T 🛤

space application Number (PIN). V	nis drawing (device cla Vhen avail	(C"供应商 documents two ass V). A choice able, a choice o as shown in the	of case out If Radiation H	lines and le lardness A	ead finishe	s are availat	ple and are refle	cted in the	sses Q and M) Part or Identi
5962	_	97599	01	C	5	x	x		
*	*	0.000	*	* *	*	<u>X</u> *	<u>×</u> *		
Federal stock class designator	* RHA designato (1.2.1)		* Tevice type (See 1.2.2)	* Devi clas desigr (See 1	ice is nator	* Case outline (See 1.2.4	* Lead finish 4) (See 1.2.	5)	
Dra	wing num	ber							
with the appropria and are marked	te RHA de with the ap	evice classes Q signator. Device opropriate RHA he device type(s	dass M RHA designator.	A marked d A dash (-)	levices me indicates a	et the MIL-P a non-RHA d	RF-38535, appe	l RHA leve endix A sp	els and are ma ecified RHA le
Device 1		Generic numb	,	Circuit fun			ie Speed (Mhz)	,	
01		7C375 i		B Macroce			66		
02		7C375 i		3 Macroce			83		
1.2.3 Device	<u>class desi</u>	<u>anator</u> . The dev	vice class de:	signatoris	a single let	tter identifyir	g the product as	ssurance l	evel as follows
Device	class			De	vice require	ements docu	imentation		
М		Vendo	or self-certific	cation to th	ne requirem	nents for MIL	-STD-883 com	pliant, nor	n-JAN class lev
0.0	or V		cation and q				ppendixA		
			•			1-30333			
							· ···		
				esignated i	in MIL-STD)-1835 and a	s follows:		
Outline lette		ne case outline riptive designat		esignated i <u>rminals</u>	in MIL-STD <u>Package</u>		s follows:		
	er <u>Desc</u> CM See			-	<u>Package</u> Pin gri Quad		e (with ring)		
<u>Outline lette</u> X Y Z	er <u>Desc</u> CM See See	<u>riptive designat</u> IGA7-P160 e figure 1	or <u>Te</u>	<u>rminals</u> 160 160 160	<u>Package</u> Pin gri Quad Quad	<u>e style</u> id array flat package flat package	e (with ring)	-PRF-38	535, appendix
<u>Outline lette</u> X Y Z 1.2.5 <u>Lead fini</u>	er <u>Desc</u> CM See See sh. The lea	rriptive designat IGA7-P160 e figure 1 e figure 1 ad finish is as s	or <u>Te</u>	<u>rminals</u> 160 160 160	<u>Package</u> Pin gri Quad Quad	<u>e style</u> id array flat package flat package	e (with ring)	PRF-385	535, appendix
Outline lette X Y Z 1.2.5 Lead fini device class M. 1.3 Absolute Supply volt Programmi DC input vo Maximum p Lead temos	er <u>Desc</u> CM Sec <u>sh</u> . The lea <u>maximum</u> age range ing supply blage range power diss power diss	riptive designat GA7-P160 figure 1 figure 1 ad finish is as s ratings 1/ (V _{CC}) voltage range (ge	or <u>Te</u> pecified in M	<u>minals</u> 160 160 160 IL-PRF-38	Package Pin gr Quad Quad 3535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/	<u>e style</u> id array flat package flat package vice classes	e (with ring) e Q and V or MIL	PRF-385	535, appendix
Outline letter X Y Z 1.2.5 Lead fini device class M. 1.3 Absolute Programmi DC input vo Maximum p Lead tempo Thermal re Case outli	er <u>Desc</u> CM Sec Sec <u>sh</u> . The lea maximum age range ing supply blage range oower diss cover diss cover diss sistance, ji ine X	riptive designat GA7-P160 figure 1 a figure 1 ad finish is as s ratings 1/ (V _{CC}) voltage range (ge	<u>or Te</u> pecified in M VPP) onds) (θ _{JC}):	minals 160 160 160 IL-PRF-38	Package Pin gr Quad 2535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/ +260° C See MIL	e style id array flat package flat package vice classes to +7.0 V d to +13.5 V to +7.0 V d	e (with ring) Q and V or MIL c dc <u>2</u> / c <u>2</u> /	PRF-385	535, appendix
Outline lette X Y Z 1.2.5 Lead fini device class M. 1.3 Absolute Supply volt Programmi DC input vo Maximum p Lead tempy Thermal re Case outli	er <u>Desc</u> CM Sec Sec <u>sh</u> . The lea maximum age range ing supply blage range oower diss cover diss cover diss sistance, ji ine X	riptive designat GA7-P160 a figure 1 ad finish is as s ratings <u>1/</u> (V _{CC}) voltage range (ge apation oldering, 10 secu	<u>or Te</u> pecified in M VPP) onds) (θ _{JC}):	minals 160 160 160 IL-PRF-38	Package Pin gr Quad 2535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/ +260° C See MIL	e style id array flat package flat package vice classes vice classes to +7.0 V d to +13.5 V to +7.0 V d	e (with ring) Q and V or MIL c dc <u>2</u> / c <u>2</u> /	-PRF-385	535, appendix
Outline letter X Y Z 1.2.5 Lead finit device class M. 1.3 Absolute Supply volt Programmi DC input volt Programmi DC input volt Maximum p Lead tempo Thermal re Case outli Junction te Storage ter Endurance Data retent 1/ Stresses abov levels may de 2/ Minimum dci	er Desc CM Sec Sec Sec Sec Sec Sec Sec Sec Sec Sec	riptive designat GA7-P160 e figure 1 a figure 1 ad finish is as sp ratings 1/ (V _{CC}) voltage range (ge	pecified in M pecified in M V_{PP} onds) (θ_{JC}) : ating may call ffect reliabilit h may oversil hoot to +7 0 h	minals 160 160 160 IL-PRF-38 	Package Pin gr Quad Quad 3535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/ +260° C See MIL- 7.2° C/W +175° C -65° C to 25 erase/ 10 years anent dama 0 V for peri ds less tha	e style id array flat package flat package vice classes vice classes to +7.0 V d to +13.5 V to +7.0 V d STD-1835 4/ +150° C write cycles (minimum) uge to the de ods less tha n 20 ns und	e (with ring) Q and V or MIL C dc 2/ C 2/ (minimum) vice. Extended n 20 ns. Maxim	operatior	nat the maxin
Outline letter X Y Z 1.2.5 Lead finition device class M. 1.3 Absolute Supply volter Programming DC input volter Maximum programming Lead temport Thermal reconstruction tender Storage ter Endurance Data retent 1/ Stresses abouted Innimum dc in pins is V CC 3/ Must withsta 4/ Maximum jun	er Desc CM Sec Sec Sec Sec Sec Sec Sec Sec Sec Sec	eriptive designation (GA7-P160 a figure 1 a figure 1 ad finish is as space ratings 1/ (V _{CC})	pecified in M pecified in M V_{PP} onds) (θ_{JC}) : ating may call ffect reliabilit h may oversil hoot to +7 0 h	minals 160 160 160 IL-PRF-38 	Package Pin gr Quad Quad 3535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/ +260° C See MIL- 7.2° C/W +175° C -65° C to 25 erase/ 10 years anent dama 0 V for peri ds less tha	e style id array flat package flat package vice classes to +7.0 V d to +13.5 V to +7.0 V d STD-1835 (4/ +150° C / write cycles (minimum) ge to the de ods less tha n 20 ns und nort duration	e (with ring) Q and V or MIL C dc 2/ C 2/ (minimum) vice. Extended n 20 ns. Maxim	operatior	nat the maxin
Outline letter X Y Z 1.2.5 Lead finition device class M. 1.3 Absolute Supply volter Programming DC input volter Maximum programming Lead temport Thermal reconstruction tender Storage ter Endurance Data retent 1/ Stresses abouted Innimum dc in pins is V CC 3/ Must withsta 4/ Maximum jun	er Desc CM Sec Sec Sec Sec Sec Sec Sec Sec Sec Sec	riptive designat GA7-P160 e figure 1 a figure 1 ad finish is as sp ratings 1/ (V _{CC}) voltage range (ge	pecified in M pecified in M V_{PP} onds) (θ_{JC}) : ating may call ffect reliabilit h may oversl hoot to +7.0 hort circuit te be exceeded	minals 160 160 160 IL-PRF-38 	Package Pin gr Quad Quad 3535 for dev -2.0 V dc -2.0 V dc -2.0 V dc 2.5 W 3/ +260°C See MIL- 7.2° C/W +175°C -65°C to 25 erase/ 10 years anent dama 0 V for peri ds less tha DS), allowable st	e style id array flat package flat package vice classes to +7.0 V d to +13.5 V to +7.0 V d STD-1835 (4/ +150° C write cycles (minimum) ge to the de ods less tha n 20 ns und nort duration	e (with ring) Q and V or MIL C dc 2/ C 2/ (minimum) vice. Extended n 20 ns. Maxim	operatior	nat the maxin

M 9004708 0029907 016 M

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-975
	QI7E	· · · · · · · · · · · · · · · · · · ·	
or values will be added when they become available.			
$\frac{5}{6}$ / Values will be added when they become available.	0	······································	
(Non-Government standards and other publications are nor documents. These documents also may be available in or throu	mally available fr igh libraries or oth	om the organizations that protections informational services)	epare or distribut
(Applications for copies should be addressed to the Electronic	ics Industries Ass	ociation, 2500 Wilson Blvd.,	Arlington, VA 22
JEDEC Standard No. 17 - A Standardized Test P Latch-up in CMOS Inte		Characterization of	
ELECTRONICS INDUSTRIES ASSOCIATION (EIA)			
(Applications for copies of ASTM publications should be address Street, Philadelphia, PA 19103.)	essed to the Ame	rican Society for Testing and	Materials, 1916
ASTM Standard F1192-88 - Standard Guide for th Heavy Ion Irradiation			from
AMERICAN SOCIETY FOR TESTING AND MATERIALS	(ASTM)		
2.2 <u>Non-Government publications</u> . The following document otherwise specified, the issues of the documents which are Do solicitation. Unless otherwise specified, the issues of documents r solicitation.	s torm a part of th oD adopted are th not listed in the D0	ns document to the extent sp nose listed in the issue of the ODISS are the issues of the o	ecified herein. Ui e DODISS cited i documents cited i
(Unless otherwise indicated, copies of the specification, standard Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA			
MIL-HDBK-103 - List of Standard Microcircuit Drawin MIL-HDBK-780 - Standard Microcircuit Drawings.			
MILITARY			
HANDBOOKS			
MIL-STD-883 - Test Methods and Procedures for M MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	icroelectronics.		
MILITARY			
STANDARDS			
MIL-PRF-38535 - Integrated Circuits, Manufacturing	, General Specifi	cation for.	
MILITARY			
SPECIFICATION	,,		
2.1 <u>Government specification, standards, and handbooks</u> . T this drawing to the extent specified herein. Unless otherwise spe the Department of Defense Index of Specifications and Standard	ecified, the issues	of these documents are those	se listed in the issue
2. APPLICABLE DOCUMENTS	_ ,		
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	6/ percent		
1.5 Digital logic testing for device classes Q and V.			
Ground voltage (GND)	2.2 V dc minim 0.8 V dc maxin	num	
Case operating temperature Range(T _C) Supply voltage relative to ground(V _{CC}) Ground voltage (GND)	+4.5 V dc minii 0 V dc	mum to +5.5 V dc maximum	

🖿 9004708 0029908 T52 📟

TIP: 3 Order Of Second and the references cited herein, the text of this drawing takes precedences. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on and figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified in figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to D SCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

3.11 <u>Processing CPLDs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.11.1 Erasure of CPLDs. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.6 herein.

3.11.2 <u>Programmability of CPLDs</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL	SHEET 4

DESC FORM 2234 APR 97

9004708 0029909 999 📰

133332 Verification of bacasulation or erased (see 4.6 herein). When specified, devices shall be verified as either programmed (see 4.7 herein) to the specified pattern or erased (see 4.6 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall be under document control and shall be made available upon request.

3.13 Data Retention. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process changes which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with the test data.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Prior to burn-in, the devices shall be programmed (see 4.7 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is topologically true alternating bit pattern). The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be removed from the lot. The manufacturer as an option may use built-in test circuitry by testing the entire lot to verify programmability and AC performance without programming the user array.
- c. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- d. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL	SHEET 5

DESC FORM 2234 APR 97

9004708 0029910 600 🖿

Test	Symbol	Conditions	5 V	Group Subgro		Device type	Li	imits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{CC} \leq 5.\\ -55^{\circ}\text{C} \leq \text{T}_{C} \leq +12\\ \text{unless otherwise sp} \end{array}$	ecified	g		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
High Level output voltage	v _{он}	V _{CC} = 4.5 V, V _{IL} = 0.8 I _{OH} = -2.0 mA, V _{IH} = 2	V 2.0 V	1, 2,	3	All	2.4		v
Low level output voltage	V _{OL}	V _{CC} = 4.5 V, I _{OL} = 12 V _{IL} = 0.8 V, V _{IH} = 2.0	.0 mA V					0.5	v
High level input voltage	VIH						2.0	7.0	v
Low level input voltage	VIL						-0.5	0.8	v
Input leakage current	^I IX	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	/				-10	+10	µA
Output leakage current	loz	$V_{CC} = 5.5 V, V_{IN} = ou$ disabled and 5.5 V	tput				-50	+50	μΑ
Output short circuit current <u>2/</u> <u>3</u> /	los	V _{CC} = 5.5 V, V _{OUT} =	0.5 V				-30	-160	mA
Power supply current <u>4</u> /	lcc	V _{CC} = 5.5 V, I _{OUT} = 0 V _{IN} = 0 V and 5.5 V f = 1.0 MHz) mA,					250	mA
Input bus hold low sustained current	I _{BHL}	V _{CC} = 4.5 V,V _{IL} = 0.8	V ·				+75	-	μ A
Input bus hold high sustained current	^I внн	$V_{CC} = 4.5 V, V_{IH} = 2.0$	V				-75		μA
Input bus hold low sustained overdrive current	IBHLO	V _{CC} = 5.5 V						+500	μΑ
Input bus hold high sustained overdrive current	I _{BHLO}	V _{CC} = 5.5 V						-500	μA
Input capacitance 2/	C _{IN}	See 4.4.1e		4		Ali		8	pF
Output capacitance 2/	с _{оит}	See 4.4.1e		4		All	5	15	pF
Functional test		See 4.4.1c		7,8A	,8B	Ali			
Input to combinatorial output <u>5</u> /	^t PD	See figures 4 and 5 (circuit A)		9, 10,	11	01		20	ns
	1					02	I	15	
See footnotes at end of table	9.								
		WING	size A					5962	-9759
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216				REVIS		L	SHEET		

DESC FORM 2234 APR 97

MM 9004708 0029911 547 🖿

Symbol	Conditions 4.5 V < Voc < 5.5 V	Group A Subgroups	Device type	Li	imits	Un
	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified			Min	Max	
^t PDL	See figures 4 and 5 (circuit A)	9, 10, 11	01		22	ns
			02		18	
^t PDLL			01		24	ns
+		-	02		19	<u> </u>
^t EA	See figures 4 and 5 (circuit B)		01		24 19	ns
ten						ns
ER			02		19	
twн	See figures 4 and 5 (circuit A)		01	5		ns
			02	4		1
tw∟			01	5		ns
			02	4		
^t is			01	4		ns
+						
tιΗ					1	ns
tico			01		24	ns
			02		19	
^t ICOL			01		26	ns
			02		21	
tco			01		10	ns
]		02		8	
t _H			All	0		ns
Ð.			- -	•	1	•
ANDARD					5962	-975
	tpDL tpDLL teA teR twH twL tuS tuB tuB <t< td=""><td>4.5 V ≤ V_{CC} ≤ 5.5 V -55°C ≤ T_C ≤ +125°C unless otherwise specified tPDL See figures 4 and 5 (circuit A) tEA See figures 4 and 5 (circuit B) tER See figures 4 and 5 (circuit A) tWH See figures 4 and 5 (circuit A) tWH See figures 4 and 5 (circuit A) tWL 1 tN See figures 4 and 5 (circuit A) tWL 1 tICO 1 tCO 1 tH 5</td><td>4.5 V < VCC < 5.5 V -55°C < TC < +125°C unless otherwise specified Subgroups tPDL See figures 4 and 5 (circuit A) 9, 10, 11 tPLL See figures 4 and 5 (circuit B) 9, 10, 11 tER See figures 4 and 5 (circuit B) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWL See figures 4 and 5 (circuit A) 9, 10, 11 tWL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUC See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 an</td><td>4.5 V ≤ V_{CC} ≤ 5.5 V subgroups Subgroups type t_{PDL} See figures 4 and 5 (circuit A) 9, 10, 11 01 t_{PDLL} 01 02 01 t_{PDLL} See figures 4 and 5 (circuit B) 01 02 t_{EA} See figures 4 and 5 (circuit A) 01 02 t_{ER} See figures 4 and 5 (circuit A) 01 02 t_{WH} See figures 4 and 5 (circuit A) 01 02 t_{WL} See figures 4 and 5 (circuit A) 01 02 t_{WL} See figures 4 and 5 (circuit A) 01 02 t_{WL} See figures 4 and 5 (circuit A) 01 02 t_{VVL} See figures 4 and 5 (circuit A) 01 02 t_I 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02</td><td>4.5 V ≤ V_{CC} ≤ 5.5 V unless otherwise specified Subgroups type Min tPDL See figures 4 and 5 (circuit A) 9, 10, 11 01 02 tPDLL See figures 4 and 5 (circuit B) 9, 10, 11 01 02 tER See figures 4 and 5 (circuit A) 01 02 01 tER See figures 4 and 5 (circuit A) 01 5 tWH See figures 4 and 5 (circuit A) 01 5 tWH See figures 4 and 5 (circuit A) 01 5 tWL See figures 4 and 5 (circuit A) 01 4 tVH See figures 4 and 5 (circuit A) 01 4 tQ2 4 01 5 02 4 01 4 tQ2 3 01 4 tQ2 3 01 4 02 3 01 4 02 3 01 1 ticol 1 02 1 ticol 1 02 1 tig 1 0 02 tig 1 0 02 tig 1 0 02 tig 1 0 tig 1 0</td><td>4.5 V < V_C < 5.5 V -55° C < T < 125° C Subgroups type tPDL See figures 4 and 5 (drouit A) 9, 10, 11 01 22 02 18 tPDLL 02 18 tPDLL 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 5 02 4 01 5 02 4 01 4 02 3 14 0 15 0 16 1 17 1 16 1 17 1 16 1 17 1</td></t<>	4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified tPDL See figures 4 and 5 (circuit A) tEA See figures 4 and 5 (circuit B) tER See figures 4 and 5 (circuit A) tWH See figures 4 and 5 (circuit A) tWH See figures 4 and 5 (circuit A) tWL 1 tN See figures 4 and 5 (circuit A) tWL 1 tICO 1 tCO 1 tH 5	4.5 V < VCC < 5.5 V -55°C < TC < +125°C unless otherwise specified Subgroups tPDL See figures 4 and 5 (circuit A) 9, 10, 11 tPLL See figures 4 and 5 (circuit B) 9, 10, 11 tER See figures 4 and 5 (circuit B) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWH See figures 4 and 5 (circuit A) 9, 10, 11 tWL See figures 4 and 5 (circuit A) 9, 10, 11 tWL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 9, 10, 11 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUC See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 and 5 (circuit A) 10, 10 tUL See figures 4 an	4.5 V ≤ V _{CC} ≤ 5.5 V subgroups Subgroups type t _{PDL} See figures 4 and 5 (circuit A) 9, 10, 11 01 t _{PDLL} 01 02 01 t _{PDLL} See figures 4 and 5 (circuit B) 01 02 t _{EA} See figures 4 and 5 (circuit A) 01 02 t _{ER} See figures 4 and 5 (circuit A) 01 02 t _{WH} See figures 4 and 5 (circuit A) 01 02 t _{WL} See figures 4 and 5 (circuit A) 01 02 t _{WL} See figures 4 and 5 (circuit A) 01 02 t _{WL} See figures 4 and 5 (circuit A) 01 02 t _{VVL} See figures 4 and 5 (circuit A) 01 02 t _I 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02 01 02	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified Subgroups type Min tPDL See figures 4 and 5 (circuit A) 9, 10, 11 01 02 tPDLL See figures 4 and 5 (circuit B) 9, 10, 11 01 02 tER See figures 4 and 5 (circuit A) 01 02 01 tER See figures 4 and 5 (circuit A) 01 5 tWH See figures 4 and 5 (circuit A) 01 5 tWH See figures 4 and 5 (circuit A) 01 5 tWL See figures 4 and 5 (circuit A) 01 4 tVH See figures 4 and 5 (circuit A) 01 4 tQ2 4 01 5 02 4 01 4 tQ2 3 01 4 tQ2 3 01 4 02 3 01 4 02 3 01 1 ticol 1 02 1 ticol 1 02 1 tig 1 0 02 tig 1 0 02 tig 1 0 02 tig 1 0 tig 1 0	4.5 V < V_C < 5.5 V -55° C < T < 125° C Subgroups type tPDL See figures 4 and 5 (drouit A) 9, 10, 11 01 22 02 18 tPDLL 02 18 tPDLL 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 24 02 19 01 5 02 4 01 5 02 4 01 4 02 3 14 0 15 0 16 1 17 1 16 1 17 1 16 1 17 1

APR 97

9004708 0029912 483 🖿

查询"5962-9759901QXC"供应商EI. <u>Electrical performance characteristics</u>- Continued.

Test	Symbol	Conditions $4.5 V \le V_{CC} \le 5.$	5V	Group A Subgroups	Device type	Lir	nits	Unit	
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{CC} \leq 5.\\ -55^{\circ}\text{C} \leq \text{T}_{C} \leq +12\\ \text{unless otherwise spectrum} \end{array}$	5°C ecified			Min	Max		
Set-up time from input to clock or latch enable	^t s	See figures 4 and 5		9,10,11	01	10		ns	
<u>5</u> /		(circuit A)			02	8			
Set-up time from input through transparent latch	^t SL				01	20		ns	
to output register clock or latch enable <u>5</u> / <u>6</u> /					02	15			
Output clock or latch enable to output delay	^t CO2				01		24	ns	
(through memory array) <u>5/6</u> /					02		19		
Output clock or latch enable to output clock or latch enable (through	^t scs				01	15		ns	
memory array) <u>5/6</u> /					02	12			
Hold time for input through transparent latch from output register clock or latch enable <u>5/6/</u>	t _{HL}				All	0		ns	
Maximum frequency with internal feedback in output register mode	fMAX1				01	66		MHz	
(least of 1/t _{SCS} , 1/(t _S + t _H), or 1/t _{CO}) <u>2</u> / <u>5</u> /					02	83			
Maximum frequency data path in output register/latched mode	fMAX2				01	100			
(lesser of 1/(t _{WL} + t _{WH}), 1/(t _S + t _H), or 1/t _{CO}) <u>2</u> / <u>5</u> /					02	125			
Maximum frequency with external feedback (lesser	^f махз				01	50			
of 1/(t _{CO} + t _S),or 1/(t _{WL} + t _{W/H}) 2/5/					02	62.5]	
Maximum frequency in pipelined mode (least of	^f MAX4				01	66.6			
1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IU}), or 1/t _{CCS} 2/ 5/					02	83.3			
See footnotes at end of table									
STA MICROCIR		WING	SIZE A				596	2-9759	
DEFENSE SUPPLY COLUMBL	Y CENTER	COLUMBUS		RE	VISION LEV	ISION LEVEL		SHEET 8	

APR 97

🔳 9004708 0029913 31T 🔳

Test	Symbol	Conditions 4.5 V \leq V _{CC} \leq 5.5 V -55 ^o C \leq T _C \leq +125 ^o C	Group A Subgroups	Device type	Li	nits	Unit
		$-55^{\circ}C \le 1_{C} \le +125^{\circ}C$ unless otherwise specified			Min	Max	
Output data stable from output clock minus input register hold time for device 2/ 5/ 7/	^t OH ^{-t} IH	See figures 4 and 5 (circuit A)	9, 10, 11	Ali	0		ns
Input register clock to	^t ICS			01	15		ns
output register clock <u>6</u> /				02	12		
Asynchronous preset	t _{PW}			01	20		ns
width <u>2/5/6</u> /				02	15		
Asynchronous preset	t _{PR}			01	22		ns
recovery time <u>2/ 5/ 6</u> /				02	17		
Asynchronous preset to output 5/6/	^t PO			01		26	ns
				02		21	
Asynchronous reset width	^t RW			01	20		ns
<u>5/ 6</u> /				02	15		
Asynchronous reset	^t RR			01	22		ns
recovery time <u>5</u> / <u>6</u> /				02	17		
Asynchronous reset to output 5/6/	^t RO			01		26	ns
				02		21	
Top controller frequency	^f TAP			All	500		KHz

1/ These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

2/ Tested initially and after any design or process changes that affect this parameter.

3/ Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4/ Measured with 16-bit counter programmed into each logic block.

5/ All AC parameters are measured with 16 outputs switching.

6/ May not be tested but shall be guaranteed to the limits specified in table I.

I/ This specification is intended to guarantee interface compatibility with the other members of the device family, contact manufacturer for additional information.

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL	SHEET 9

DESC FORM 2234 APR 97

9004708 0029914 256 📟

查询459<u>6200759906006</u>C"供应商

a. Tests shall be as specified in table IIA herein.

- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is three devices with no failures, and all input and output terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b. $T_{\Delta} = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL	SHEET 10

DESC FORM 2234 APR 97


9004708 0029915 192 🔳

查询"5962-9759901QXC"供应商

Case Y



9004708 0029916 029



🔲 9004708 0029917 T65 📖


Device type	All	Device type	Ali	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A5 A6 A7 A8 A10 A1123 A15 B2 B3 B5 B6 B7 B9 B1012345 CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	I/O I	$ \begin{array}{c} E1\\ E2\\ E3\\ E114\\ E15\\ F1\\ F2\\ F3\\ F14\\ F15\\ G2\\ G34\\ G13\\ G14\\ G15\\ H2\\ H14\\ H13\\ H15\\ J2\\ J3\\ J12\\ J13\\ J15\\ K2\\ S13\\ K14\\ S14\\ L1\\ L2\\ J3\\ L14\\ L15\\ \end{array} \right) $	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	$ \begin{array}{c} M1 \\ M2 \\ M3 \\ M4 \\ M7 \\ M8 \\ M9 \\ M12 \\ M13 \\ M14 \\ M15 \\ N1 \\ N12 \\ N13 \\ M14 \\ M15 \\ N1 \\ N12 \\ N3 \\ N14 \\ N15 \\ N1 \\ N2 \\ N3 \\ N14 \\ N15 \\ P1 \\ P2 \\ P3 \\ P4 \\ P5 \\ P6 \\ P7 \\ P9 \\ P10 \\ P11 \\ P12 \\ P13 \\ P14 \\ P11 \\ R12 \\ R3 \\ R4 \\ R5 \\ R7 \\ R8 \\ P9 \\ R11 \\ R12 \\ R13 \\ R14 \\ R15 \\ \end{array} $	I/O I/O I/O I/O I/O VCC GND VCC GND I/O I/O I/O/SCLK I/O I/O/SCLK I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
		FIGURE	2. <u>Terminal connection</u> SIZE	<u>is</u> .	
DEI	STANDARD MICROCIRCUIT DRA FENSE SUPPLY CENTEI COLUMBUS, OHIO	RCOLUMBUS	A	REVISION LEVEL	5962-975 SHEET 13

🛲 9004708 0029918 9T1 📰


Device type	All	Device type	All		Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol		Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 2 13 4 15 6 7 18 9 00 11 2 2 3 4 5 6 7 8 9 10 11 2 13 4 15 6 7 18 9 00 11 2 2 3 4 5 6 7 8 9 10 11 2 13 4 15 6 7 18 9 00 12 2 3 2 4 5 6 7 8 9 3 3 1 2 3 3 4 5 6 7 8 9 10 11 2 13 4 4 5 6 7 8 9 10 11 2 13 5 6 7 8 9 10 11 2 13 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 4 5 6 7 8 9 10 11 2 13 5 6 7 8 9 10 11 11 11 11 11 11 11 11 11 11 11 11	GND I/O I/O I/O I/O I/O I/O I/O I/O	55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O		$\begin{array}{c} 108\\ 109\\ 111\\ 112\\ 113\\ 114\\ 115\\ 116\\ 117\\ 118\\ 122\\ 123\\ 124\\ 125\\ 126\\ 127\\ 128\\ 129\\ 130\\ 131\\ 132\\ 133\\ 134\\ 135\\ 136\\ 137\\ 138\\ 139\\ 141\\ 142\\ 143\\ 144\\ 145\\ 146\\ 147\\ 148\\ 149\\ 150\\ 155\\ 156\\ 157\\ 158\\ 159\\ 160\\ \end{array}$	I/O I
		FIGURE 2. Terr	ninal connections - Co	ntinued.		
DEF	STANDARD MICROCIRCUIT DRAN ENSE SUPPLY CENTER		SIZE A			5962-975 SHEET

DESC FORM 2234 APR 97

9004708 0029919 838









Powered by ICminer.com Electronic-Library Service CopyRight 2003


查询"5962-9759901QXC"供应商






M 9004708 0029923 269 M

查询"5962-9759901QXC"供应商



🛛 9004708 0029924 lT5 📖

查询"5962-9759901QXC"供应商



📟 9004708 0029925 031 📟

询"5962-9759901QXC"供应商 LE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

ine	* * * Test	 * Subgroups (in accordance * with MIL-STD-883, * method 5005, table I) 	 Subgroup (in accordand MIL-PRF-3853 	ce with
no.	* requirements	* * Device * class M	* * Device * class Q	* * Device * class V
1	* *Interim electrical *parameters (see 4.2) *	* * * *	* * * *	* * * 1,7,9 * or * 2,8A,10
2	* *Static burn-in * (method 1015)	* Not * Required *	* Not * Required *	* * Required *
3	* *Same as line 1 *	* * * *	* * *	* * 1*,7* ∆ *
4	* *Dynamic burn-in *_(method 1015)	* * Required *	* * Required	* * Required
5	* *Final electrical * parameters *	* *1*,2,3,7*, *8A,8B,9,10, _*11	* *1*,2,3,7*, *8A,8B,9,10, *11	* *1*,2,3,7*, *8A,8B,9,10, *11
6	* *Group A test * requirements *	* *1,2,3,4**,7, *8A,8B,9,10, *11	* *1,2,3,4**,7, *8A,8B,9,10, *11	* *1,2,3,4**,7, *8A,8B,9,10, *11
7	* *Group C end-point * electrical * parameters *	* * 2,3,7, * 8A,8B * *	* * 2,3,7, * 8A,8B * *	* * 1,2,3,7, * 8A,8B,9, * 10,11 Δ *
8	* *Group D end-point * electrical * parameters *	* * 2,3, * 8A,8B *	* * 2,3, * 8A,8B *	* * 2,3, * 8A,8B *
9	* *Group E end-point * electrical * parameters	* * * 1,7,9 *	* * * 1,7,9 *	* * * 1,7,9 *

 $\underline{6}/\Delta$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°	C.	С	С
---------------------------------	----	---	---

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL	SHEET
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97599
	ameter shall be recor quired burn-in and life e delta Δ .		
* ^I X	* ±10% of the spe * value in table I	cified *	
* ['] oz	* ±10% of the spe * value in table !	*	
*	* All	*	
* Parameter <u>1</u> /	* Device types	*	

DESC FORM 2234 APR 97

M 9004708 0029926 T78 M

1间

]["]5962-9759901QXC"供应商 4.5_Delta measurements for device class V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required bum-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

4.6 Erasure procedures. Erasure procedures shall be as specified by the device manufacturer and shall be made available upon request.

4.7 Programming procedures. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

SIZE STANDARD 5962-97599 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43216 22

DESC FORM 2234 **APR 97**

9004708 0029927 904 🔳

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-07-03

Approved sources of supply for SMD 5962-97599 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	* Vendor	* Vendor	
 microcircuit 	* CAGE	* similar	
* drawing PIN <u>1</u> /	* number	* PIN <u>2</u> /	
¢	*	*	
* 5962-9759901QXC	* 65786	* CY7C375i-66GMB	
k	*	*	
* 5962-9759901QYC	* 65786	* CY7C375i-66UMB	
k	*	*	
5962-9759901QZC	* 65786	* CY7C375i-66UMB	
k	*	*	
5962-9759902QXC	* 65786	* CY7C375i-83GMB	
je -	*	*	
* 5962-9759902QYC	* 65786	* CY7C375i-83UMB	
k	*	*	
* 5962-9759902QZC	* 65786	* CY7C375i-83UMB	
k .	*	*	

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.

2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

65786

Cypress Semiconductor 3901 North First Street San Jose, CA 95134

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin

9004708 0029928 840 🎟