




# 4 Mbit (512K x 8/256K x 16) nvSRAM

#### **Features**

- 20 ns, 25 ns, and 45 ns Access Times
- Internally organized as 512K x 8 (CY14B104L) or 256K x 16 (CY14B104N)
- Hands off Automatic STORE on power down with only a small Capacitor
- STORE to QuantumTrap<sup>®</sup> nonvolatile elements initiated by software, device pin, or AutoStore® on power down
- RECALL to SRAM initiated by software or power up
- Infinite Read, Write, and Recall Cycles
- 200,000 STORE cycles to QuantumTrap
- 20 year data retention
- Single 3V +20% to -10% operation
- Commercial and Industrial Temperatures
- 48-ball FBGA and 44/54-pin TSOP II packages
- Pb-free and RoHS compliance

## **Functional Description**

The Cypress CY14B104L/CY14B104N is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 512K bytes of 8 bits each or 256K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.



#### Notes

odf.dzsc.com

- Address  $A_0$   $A_{18}$  for x8 configuration and Address  $A_0$   $A_{17}$  for x16 configuration. <u>Data</u>  $DQ_0$   $DQ_7$  for x8 configuration and Data  $DQ_0$   $DQ_{15}$  for x16 configuration. <u>BHE</u> and <u>BLE</u> are applicable for x16 configuration only.

Cypress Semiconductor Corporation Document #: 001-07102 Rev. \*L

198 Champion Court

San Jose, CA 95134-1709 408-943-2600 Revised December 19, 2008



#### **Pinouts**

Figure 1. Pin Diagram - 48 FBGA





Figure 2. Pin Diagram - 44 Pin TSOP II




#### Notes

- 4. Address expansion for 8 Mbit. NC pin not connected to die.
- Address expansion for 16 Mbit. NC pin not connected to die. HSB pin is not available in 44-TSOP II (x16) package.



## Pinouts (continued)

Figure 3. Pin Diagram - 54 Pin TSOP II (x16)



### **Pin Definitions**

Pin Name	IO Type	Description
$A_0 - A_{18}$	Input	Address Inputs Used to Select one of the 524,288 bytes of the nvSRAM for x8 Configuration.
$A_0 - A_{17}$		Address Inputs Used to Select one of the 262,144 words of the nvSRAM for x16 Configuration.
$DQ_0 - DQ_7$	Input/Output	Bidirectional Data IO Lines for x8 Configuration. Used as input or output lines depending on operation.
DQ <sub>0</sub> – DQ <sub>15</sub>		<b>Bidirectional Data IO Lines for x16 Configuration</b> . Used as input or output lines depending on operation.
WE	Input	<b>Write Enable Input, Active LOW</b> . When selected LOW, data on the IO pins is written to the specific address location.
CE	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. IO pins are tri-stated on deasserting OE HIGH.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> - DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ <sub>7</sub> - DQ <sub>0</sub> .
V <sub>SS</sub>	Ground	Ground for the Device. Must be connected to the ground of the system.
∨cc	Power Supply	Power Supply Inputs to the Device.
HSB <sup>[6]</sup>	Input/Output	Hardware Store Busy (HSB). When LOW this output indicates that a hardware store is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected (connection optional). After each store operation HSB will be driven HIGH for short time with standard output high current.
V <sub>CAP</sub>	Power Supply	<b>AutoStore Capacitor</b> . Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	No Connect. This pin is not connected to the die.



### **Device Operation**

The CY14B104L/CY14B104N nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B104L/CY14B104N supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 200K STORE operations. See the "Truth Table For SRAM Operations" on page 15 for a complete description of read and write modes.

#### SRAM Read

The <u>CY</u>14B104L/CY14B104N performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW and  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-18}$  or  $A_{0-17}$  determines which of the 524,288 data bytes or 262,144 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### SRAM Write

A write cycle is performed when CE and WE are LOW and HSB is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until CE or WE goes HIGH at the end of the cycle. The data on the common IO pins DQ<sub>0–15</sub> are written into the memory if the data is valid t<sub>SD</sub> before the end of a WE controlled write or before the end of an CE controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16bit words. It is recommended that OE be kept HIGH during the entire write cycle to avoid data bus contention on common IO lines. If OE is left LOW, internal circuitry turns off the output buffers t<sub>HZWE</sub> after WE goes LOW.

## **AutoStore Operation**


The CY14B104L/CY14B104N stores data to the nvSRAM using one of the following three storage operations: Hardware Store activated by HSB; Software Store activated by an address sequence; AutoStore on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104L/CY14B104N.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to DC Electrical Characteristics on page 7 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull up should be placed on WE to hold it inactive during power up. This pull up is only effective if the WE signal is tri-state during power up. Many MPU's will tri-state their controls on power up. This should be verified when using the pull up. When the nvSRAM comes out of power-on-recall, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and hardware store operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 4. AutoStore Mode



## Hardware STORE Operation

The CY14B104L/CY14B104N provides the  $\overline{\text{HSB}}^{[6]}$  pin to control and acknowledge the STORE operations. Use the HSB pin to request a hardware STORE cycle. When the HSB pin is driven LOW, the CY14B104L/CY14B104N conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

When HSB is driven LOW by any means, SRAM read and write operations that are in progress are given time to complete before the STORE operation is initiated. After HSB goes LOW, the CY14B104L/CY14B104N continues SRAM operations for total tot

During any STORE operation, regardless of how it is <a href="initialted">initialted</a>, the CY14B104L/CY14B104N continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the CY14B104L/CY14B104N remains disabled until the HSB pin returns HIGH. Leave the HSB unconnected if it is not used.



## Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, HSB is driven LOW by the HSB driver.

#### Software STORE

Transfer data from the SRAM to the nonvolatile memory with a software address sequence. The CY14B104L/CY14B104N software STORE cycle is initiated by executing sequential CE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence. Further, no read or write operations must be done after the sixth address read for a duration of soft-sequence processing time ( $t_{SS}$ ). If these conditions are not met, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following addresses and read sequence must be performed.

- Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x8FC0 Initiate STORE Cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled.  $\overline{\text{HSB}}$  will be driven LOW. It is important to use read cycles and not write cycles in the sequence, although it is not necessary that  $\overline{\text{OE}}$  be LOW for a valid sequence. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Transfer the data from the nonvolatile memory to the SRAM with a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled read operations must be performed.

- Read Address 0x4E38 Valid READ
- Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x4C63 Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

Table 1. Mode Selection

CE	WE	$\overline{\text{OE}}, \overline{\text{BHE}}, \overline{\text{BLE}}^{[3]}$	A <sub>15</sub> - A <sub>0</sub> <sup>[7]</sup>	Mode	Ю	Power
Н	X	X	Х	Not Selected	Output High Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active <sup>[8, 9]</sup>

#### Notes

- While there are 19 address lines on the CY14B104L (18 address lines on the CY14B104N), only the 13 address lines (A<sub>14</sub> A<sub>2</sub>) are used to control software modes.
   The rest of the address lines are don't care.
- 8. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
- 9. IO state depends on the state of  $\overline{\text{OE}}$ ,  $\overline{\text{BHE}}$ , and  $\overline{\text{BLE}}$ . The IO table shown assumes  $\overline{\text{OE}}$ ,  $\overline{\text{BHE}}$ , and  $\overline{\text{BLE}}$  LOW.



Table 1. Mode Selection (continued)

CE	WE	OE, BHE, BLE <sup>[3]</sup>	A <sub>15</sub> - A <sub>0</sub> <sup>[7]</sup>	Mode	Ю	Power
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data	Active <sup>[8, 9]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> <sup>[8, 9]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[8, 9]</sup>

## **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

### **Data Protection**

The CY14B104L/CY14B104N protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{\rm CC} < V_{\rm SWITCH}$ . If the CY14B104L/CY14B104N is in a write mode (both CE and WE are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{\rm LZHSB}$  (HSB to output active). This protects against inadvertent writes during power up or brown out conditions.

#### Noise Considerations

Refer to CY application note AN1064.



## **Maximum Ratings**

Voltage Applied to Outputs

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Maximum Accumulated Storage Time At 150°C Ambient Temperature ...... 1000h At 85°C Ambient Temperature ...... 20 Years Ambient Temperature with Power Applied ...... –55°C to +150°C

Supply Voltage on  $V_{CC}$  Relative to GND .....-0.5V to 4.1V

in High-Z State.....-0.5V to V<sub>CC</sub> + 0.5V Input Voltage..... -0.5V to  $V_{CC}$  + 0.5V

Transient Voltage (<20 ns) on  Any Pin to Ground Potential2.0V to V <sub>CC</sub> + 2.0V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)1.0W
Surface Mount Pb Soldering Temperature (3 Seconds)+260°C
DC Output Current (1 output at a time, 1s duration) 15 mA
Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
Latch Up Current > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	2.7V to 3.6V

#### **DC Electrical Characteristics**

Over the Operating Range ( $V_{CC} = 2.7V$  to 3.6V)

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{RC}$ = 20 ns $t_{RC}$ = 25 ns $t_{RC}$ = 45 ns	Commercial		65 65 50	mA mA mA
		Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	Industrial		70 70 52	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Don't Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>			10	mA
I <sub>CC3</sub> <sup>[10]</sup>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 3V, 25°C typical	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA)			35	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs Don't Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		5	mA	
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . All others $\text{V}_{\text{IN}} \le 0.2\text{V}$ or $\ge (\text{V}_{\text{CC}} - 0.2\text{V})$ current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.		5	mA	
I <sub>IX</sub> <sup>[11]</sup>	Input Leakage Current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μΑ
	Inpu <u>t Lea</u> kage Current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-100	+1	μΑ
I <sub>OZ</sub>	Off-State Output Leakage Current	$V_{CC} = Max$ , $V_{SS} \le V_{OUT} \le V_{CC}$ , $\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or $\overline{BH}$ or $\overline{WE} \le V_{IL}$	IE/BLE ≥ V <sub>IH</sub>	-1	+1	μА
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage			V <sub>SS</sub> – 0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = −2 mA		2.4		V
$V_{OL}$	Output LOW Voltage	I <sub>OUT</sub> = 4 mA			0.4	V
V <sub>CAP</sub> <sup>[12]</sup>	Storage Capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub> , 5V Rated		61	180	μF

<sup>10.</sup> Typical conditions for the active current shown on the DC Electrical characteristics are average values at 25°C (room temperature), and V<sub>CC</sub> = 3V. Not 100% tested.

11. The HSB pin has I<sub>OUT</sub> = -2 μA for V<sub>OH</sub> of 2.4V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.

<sup>12.</sup>  $V_{CAP}$  (Storage capacitor) nominal value is 68  $\mu$ F.



## **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention	20	Years
$NV_C$	Nonvolatile STORE Operations	200	K

# Capacitance

In the following table, the capacitance parameters are listed.<sup>[13]</sup>


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0$ to 3.0V	7	pF

## **Thermal Resistance**

In the following table, the thermal resistance parameters are listed. <sup>[13]</sup>

Parameter	Description	Test Conditions	48-FBGA	44-TSOP II	54-TSOP II	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal	28.82	31.11	30.73	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	impedance, in accordance with EIA/JESD51.	7.84	5.56	6.08	°C/W

Figure 5. AC Test Loads



## **AC Test Conditions**

Input Pulse Levels	0V to 3V
Input Rise and Fall Times (10% - 90%)	<u>&lt;</u> 3 ns
Input and Output Timing Reference Levels	1.5V

#### Note

13. These parameters are guaranteed but not tested.




## **AC Switching Characteristics**

Parar	meters		20	ns	25 ns		45 ns		
Cypress Alt Parameters		Description	Min	Max	Min	Max	Min	Max	Unit
SRAM Read C	Cycle								
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip Enable Access Time		20		25		45	ns
t <sub>RC</sub> <sup>[14]</sup>	t <sub>RC</sub>	Read Cycle Time	20		25		45		ns
t <sub>AA</sub> <sup>[15]</sup>	t <sub>AA</sub>	Address Access Time		20		25		45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		12		20	ns
t <sub>OHA</sub> <sup>[15]</sup>	t <sub>OH</sub>	Output Hold After Address Change	3		3		3		ns
t <sub>LZCE</sub> <sup>[16]</sup>	$t_{LZ}$	Chip Enable to Output Active	3		3		3		ns
t <sub>HZCE</sub> <sup>[16]</sup>	t <sub>HZ</sub>	Chip Disable to Output Inactive		8		10		15	ns
t <sub>LZOE</sub> <sup>[16]</sup>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> <sup>[16]</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive		8		10		15	ns
t <sub>PU</sub> <sup>[13]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> <sup>[13]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		20		25		45	ns
t <sub>DBE</sub>	-	Byte Enable to Data Valid		10		12		20	ns
t <sub>LZBE</sub>	-	Byte Enable to Output Active	0		0		0		ns
t <sub>HZBE</sub>	-	Byte Disable to Output Inactive		8		10		15	ns
SRAM Write (	Cycle			•	•	•		•	
t <sub>WC</sub>	t <sub>WC</sub>	Write Cycle Time	20		25		45		ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write Pulse Width	15		20		30		ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip Enable To End of Write	15		20		30		ns
t <sub>SD</sub>	t <sub>DW</sub>	Data Setup to End of Write	8		10		15		ns
t <sub>HD</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AW</sub>	t <sub>AW</sub>	Address Setup to End of Write	15		20		30		ns
t <sub>SA</sub>	t <sub>AS</sub>	Address Setup to Start of Write	0		0		0		ns
t <sub>HA</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>HZWE</sub> [16,17]	$t_{WZ}$	Write Enable to Output Disable		8		10		15	ns
t <sub>LZWE</sub> <sup>[16]</sup>	t <sub>OW</sub>	Output Active after End of Write	3		3		3		ns
t <sub>BW</sub>	-	Byte Enable to End of Write	15		20		30		ns

# **Switching Waveforms**

Figure 6. SRAM Read Cycle #1: Address Controlled<sup>[14, 15, 18]</sup>







Figure 7. SRAM Read Cycle #2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled<sup>[3, 14, 18]</sup>






Notes 19.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be ≥V<sub>IH</sub> during address transitions.

Data Output

Figure 9. SRAM Write Cycle #2: CE Controlled<sup>[3, 17, 18, 19]</sup>

Figure 10. SRAM Write Cycle #3: BHE and BLE Controlled<sup>[3, 17, 18, 19]</sup>






# **AutoStore/Power Up RECALL**

Parameters	Description	CY14B104L/	CY14B104L/CY14B104N		
Parameters	Description	Min	Max	Unit	
t <sub>HRECALL</sub> [20]	Power Up RECALL Duration		20	ms	
t <sub>STORE</sub> [21]	STORE Cycle Duration		8	ms	
t <sub>DELAY</sub> [22]	Time Allowed to Complete SRAM Cycle	1	70	μS	
V <sub>SWITCH</sub>	Low Voltage Trigger Level		2.65	V	
t <sub>VCCRISE</sub>	VCC Rise Time	150		μS	
V <sub>HDIS</sub> <sup>[13]</sup>	HSB Output Driver Disable Voltage		1.9	V	
t <sub>HHHD</sub>	HSB High Active Time		500	ns	
t <sub>PURHH</sub>	HSB Hold Time after Power-Up Recall Start	70		μS	
t <sub>LZHSB</sub>	HSB To Output Active Time		5	μS	

# **Switching Waveforms**

Figure 11. AutoStore or Power Up RECALL<sup>[23]</sup>



<sup>20.</sup>  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

21. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware Store takes place.

<sup>22.</sup> On a Hardware STORE, Software STORE/RECALL, AutoStore Enable/Disable and AutoStore initiation, SRAM operation continues to be enabled for time to be enabled

<sup>23.</sup> Read and Write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ . 24. HSB pin is driven HIGH to  $V_{CC}$  only by internal 100 k $\Omega$  resistor, HSB driver is disabled.



## **Software Controlled STORE/RECALL Cycle**

In the following table, the software controlled STORE/RECALL cycle parameters are listed. [25, 26]

Parameters	Description	20 ns		25 ns		45 ns		Unit
Farantelers	Description	Min	Max	Min	Max	Min	Max	Oilit
t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	20		25		45		ns
t <sub>SA</sub>	Address Setup Time	0		0		0		ns
	Clock Pulse Width	15		20		30		ns
t <sub>HA</sub>	Address Hold Time	0		0		0		ns
INLUALL	RECALL Duration		200		200		200	μS
t <sub>SS</sub> [27, 28]	Soft Sequence Processing Time		100		100		100	μS

Switching Waveforms
Figure 12. CE and OE Controlled Software STORE/RECALL Cycle<sup>[26]</sup>





Figure 13. Autostore Enable / Disable Cycle



- Notes

  25. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.

  26. The six consecutive addresses must be read in the order listed in Table 1 on page 5.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles. After the sixth address read cycle, no further read or write operation must be performed for t<sub>SS</sub> duration. If these conditions are not met, the software sequence is aborted.




## **Hardware STORE Cycle**

Parameters	Description	CY14B104L	Unit	
Farameters	Description	Min	Onit	
t <sub>PHSB</sub>	Hardware STORE Pulse Width	15		ns
t <sub>HLBL</sub>	Hardware STORE LOW to STORE Busy		500	ns

## **Switching Waveforms**

Figure 14. Hardware STORE Cycle<sup>[21]</sup>

#### Write latch set



### Write latch not set





Figure 15. Soft Sequence Processing<sup>[27, 28]</sup>



#### Notes

<sup>27.</sup> This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command. 28. Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.



# **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

## For x8 Configuration

CE	WE	OE	Inputs/Outputs <sup>[2]</sup>	Mode	Power
Н	Х	Х	High Z	Deselect/Power down	Standby
L	Н	L	Data Out (DQ <sub>0</sub> -DQ <sub>7</sub> );	Read	Active
L	Н	Н	High Z	Output Disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> -DQ <sub>7</sub> );	Write	Active

## For x16 Configuration

CE	WE	OE	BHE	BLE	Inputs/Outputs <sup>[2]</sup>	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power down	Standby
L	Х	Х	Н	Н	High-Z	Output Disabled	Active
L	Н	L	L	L	Data Out (DQ <sub>0</sub> -DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data Out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Read	Active
L	Н	L	L	Н	Data Out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Read	Active
L	Н	Н	L	L	High-Z	Output Disabled	Active
L	Н	Н	Н	L	High-Z	Output Disabled	Active
L	Н	Н	L	Н	High-Z	Output Disabled	Active
L	L	Х	L	L	Data In (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	Х	Н	L	Data In (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Write	Active
L	L	Х	L	Н	Data In (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Write	Active



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
20	CY14B104L-ZS20XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104L-ZS20XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104L-ZS20XI	51-85087	44-pin TSOP II		
	CY14B104L-BA20XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104L-BA20XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104L-BA20XI	51-85128	48-ball FBGA		
	CY14B104L-ZSP20XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104L-ZSP20XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104L-ZSP20XI	51-85160	54-pin TSOP II		
	CY14B104N-ZS20XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104N-ZS20XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104N-ZS20XI	51-85087	44-pin TSOP II		
	CY14B104N-BA20XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104N-BA20XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104N-BA20XI	51-85128	48-ball FBGA		
	CY14B104N-ZSP20XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104N-ZSP20XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104N-ZSP20XI	51-85160	54-pin TSOP II		
25	CY14B104L-ZS25XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104L-ZS25XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104L-ZS25XI	51-85087	44-pin TSOP II		
	CY14B104L-BA25XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104L-BA25XI	51-85128	48-ball FBGA		
	CY14B104N-BA25XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104L-ZSP25XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104L-ZSP25XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104L-ZSP25XI	51-85160	54-pin TSOP II		
	CY14B104N-ZS25XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104N-ZS25XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104N-ZS25XI	51-85087	44-pin TSOP II		
	CY14B104N-BA25XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104N-BA25XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104N-BA25XI	51-85128	48-ball FBGA		
	CY14B104N-ZSP25XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104N-ZSP25XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104N-ZSP25XI	51-85160	54-pin TSOP II		




# Ordering Information (continued)

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
45	CY14B104L-ZS45XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104L-ZS45XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104L-ZS45XI	51-85087	44-pin TSOP II		
	CY14B104L-BA45XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104L-BA45XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104L-BA45XI	51-85128	48-ball FBGA		
	CY14B104L-ZSP45XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104L-ZSP45XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104L-ZSP45XI	51-85160	54-pin TSOP II		
	CY14B104N-ZS45XCT	51-85087	44-pin TSOP II	Commercial	
	CY14B104N-ZS45XIT	51-85087	44-pin TSOP II	Industrial	
	CY14B104N-ZS45XI	51-85087	44-pin TSOP II		
	CY14B104N-BA45XCT	51-85128	48-ball FBGA	Commercial	
	CY14B104N-BA45XIT	51-85128	48-ball FBGA	Industrial	
	CY14B104N-BA45XI	51-85128	48-ball FBGA		
	CY14B104N-ZSP45XCT	51-85160	54-pin TSOP II	Commercial	
	CY14B104N-ZSP45XIT	51-85160	54-pin TSOP II	Industrial	
	CY14B104N-ZSP45XI	51-85160	54-pin TSOP II		

All parts are Pb-free. The above table contains Preliminary information. Please contact your local Cypress sales representative for availability of these parts.



# **Part Numbering Nomenclature**




51-85087-\*A



## **Package Diagrams**


Figure 16. 44-Pin TSOP II (51-85087)






## Package Diagrams (continued)

Figure 17. 48-Ball FBGA - 6 mm x 10 mm x 1.2 mm (51-85128)











## Package Diagrams (continued)

Figure 18. 54-Pin TSOP II (51-85160)









51-85160-\*\*



# **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	431039	See ECN	TUP	New Data Sheet
*A	489096	See ECN	TUP	Removed 48 SSOP Package Added 48 FBGA and 54 TSOPII Packages Updated Part Numbering Nomenclature and Ordering Information Added Soft Sequence Processing Time Waveform
*B	499597	See ECN	PCI	Removed 35 ns speed bin Added 55 ns speed bin. Updated AC table for the same Changed "Unlimited" read/write to "infinite" read/write Features section: Changed typical I <sub>CC</sub> at 200-ns cycle time to 8 mA Changed STORE cycles from 500K to 200K cycles Shaded Commercial grade in operating range table Modified Icc/Is specs 48 FBGA package nomenclature changed from BW to BV Modified part nomenclature table. Changes reflected in ordering information table
*C	517793	See ECN	TUP	Removed 55ns speed bin Changed pinout for 44TSOPII and 54TSOPII packages Changed I <sub>SB</sub> to 1mA Changed I <sub>CC4</sub> to 3mA Changed V <sub>CAP</sub> min to 35µF Changed V <sub>IH</sub> max to Vcc + 0.5V Changed t <sub>STORE</sub> to 15ms Changed t <sub>PWE</sub> to 10ns Changed t <sub>SCE</sub> to 15ns Changed t <sub>SD</sub> to 5ns Changed t <sub>SD</sub> to 5ns Changed t <sub>HLBL</sub> Added Timing Parameters for BHE and BLE - t <sub>DBE</sub> , t <sub>LZBE</sub> , t <sub>HZBE</sub> , t <sub>BW</sub> Removed min specification for Vswitch Changed t <sub>GLAX</sub> to 1ns Added t <sub>DELAY</sub> max of 70us Changed t <sub>SS</sub> specification from 70us min to 70us max
*D	774001	See ECN	UHA	Changed the data sheet from Advance information to Preliminary 48 FBGA package code changed from BV to BA Removed 48 FBGA package in X8 configuration in ordering information. Changed t <sub>DBE</sub> to 10ns in 15ns part Changed t <sub>HZBE</sub> in 15ns part to 7ns and in 25ns part to10ns Changed t <sub>BW</sub> in 15ns part to 15ns and in 25ns part to 20ns Changed t <sub>GLAX</sub> to t <sub>GHAX</sub> Changed the value of I <sub>CC3</sub> to 25mA Changed the value of t <sub>AW</sub> in 15ns part to15ns Changed A <sub>18</sub> and A <sub>19</sub> Pins in FBGA Pin Configuration to NC
*E	914220	See ECN	UHA	Included all the information for 45 ns part in this data sheet



		CY14B104L/CY per: 001-07102	14B104N 4 Mbit	(512K x 8/256K x 16) nvSRAM
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*F	1889928	See ECN	vsutmp8/AE- SA	Added Footnotes 1, 2 and 3. Updated logic block diagram Added 48-FBGA (X8) Pin Diagram Changed 8Mb Address expansion Pin from Pin 43 to Pin 42 for 44-TSOP II (x8). Updated pin definitions table. Corrected typo in $V_{\rm IL}$ min spec Changed the value of $I_{\rm CC3}$ from 25mA to 13mA Changed $I_{\rm SB}$ value from 1mA to 2mA Rearranging of Footnotes. Updated ordering information table
*G	2267286	See ECN	GVCH/PYRS	Added $\overline{BHE}$ and $\overline{BLE}$ Information in Pin Definitions Table Updated Figure 4 (Autostore mode) Updated footnote 6 Changed I <sub>CC2</sub> & I <sub>CC4</sub> from 3 mA to 6 mA Changed I <sub>CC3</sub> from 13 mA to 15 mA Changed Vcap from 35uF min and 57uF max value to 54uF min and 82uF max value Changed I <sub>SB</sub> from 2 mA to 3 mA Added input leakage current (I <sub>IX</sub> ) for $\overline{HSB}$ in DC Electrical Characteristics table Corrected typo in t <sub>DBE</sub> value from 22 ns to 20 ns for 45 ns part Corrected typo in t <sub>AW</sub> value from 15 ns to 10ns for 15 ns part Changed t <sub>RECALL</sub> from 100 to 200 us Added footnotes 9 and 25; Reframed footnote 14 and 21 Added footnote 14 to figure 7 (SRAM WRITE Cycle #1)
*H	2483627	See ECN	GVCH/PYRS	Removed 8 mA typical $I_{CC}$ at 200 ns cycle time in Feature section Referenced footnote 8 to $I_{CC3}$ in DC Characteristics table Changed $I_{CC3}$ from 15 mA to 35 mA Changed Vcap minimum value from 54 uF to 61 uF Changed $t_{AVAV}$ to $t_{RC}$ Figure 11:Changed $t_{SA}$ to $t_{AS}$ and $t_{SCE}$ to $t_{CW}$
*	2519319	06/20/08	GVCH/PYRS	Added 20 ns access speed in "Features" Added I <sub>CC1</sub> for t <sub>RC</sub> =20 ns for both industrial and Commercial temperature Grade updated Thermal resistance table values for 48-FBGA, 44-TSOP II and 54-TSOP II Packages Added AC Switching Characteristics specs for 20 ns access speed Added software controlled STORE/RECALL cycle specs for 20 ns access speed Updated ordering information and part numbering nomenclature



		CY14B104L/CY per: 001-07102	14B104N 4 Mbit	(512K x 8/256K x 16) nvSRAM
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*J	2600941	11/04/08	GVCH/PYRS	Removed 15 ns access speed Updated Logic block diagram Updated footnote 1 Added footnote 2 and 5 Pin definition: Updated WE, HSB and NC pin description Page 4:Updated SRAM READ, SRAM WRITE, Autostore operation description Page 4:Updated Hardware store operation and Hardware RECALL (Power-up) description Footnote 1 referenced for Mode selection Table Page 6:updated Data protection description Maximum Ratings: Added Max. Accumulated storage time Changed I <sub>CC2</sub> from 6mA to 10mA Changed I <sub>CC3</sub> from 6mA to 5mA Changed I <sub>CC4</sub> from 6mA to 5mA Updated I <sub>CC1</sub> , I <sub>CC3</sub> , I <sub>SB</sub> and I <sub>OZ</sub> Test conditions Changed V <sub>CAP</sub> max value from 82uf to 180uF Updated footnote 10 and 11 Added footnote 12 Added Data retention and Endurance Table Updated Input Rise and Fall time in AC test Conditions Referenced footnote 15 to t <sub>OHA</sub> parameter Updated All switching waveforms Added Figure 10 (SRAM WRITE CYCLE:BHE and BLE controlled) Changed t <sub>DELAY</sub> to 20ns, 25ns, 25ns for 15ns, 20ns, 45ns part respectively Changed t <sub>STORE</sub> from 15ms to 8ms Added V <sub>HDIS</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters Updated footnote 21 Added footnote 24 Software controlled STORE/RECALL cycle table: Changed t <sub>AS</sub> to t <sub>SA</sub> Changed t <sub>GHAX</sub> to t <sub>HA</sub> Added t <sub>DHSB</sub> parameter Changed t <sub>HLIX</sub> to t <sub>HHSB</sub> Updated t <sub>SS</sub> from 70us to 100us Added Truth table for SRAM operations Updated ordering information and part numbering nomenclature
*K	2612931	11/26/08	AESA	Removed Preliminary form header.
*L	2625431	12/19/08	GVCH/DSG	Changed t <sub>DELAY</sub> to 1us (min) and 70us (max) for all three <u>access</u> time Page 4: Removed the text relating to write requested after HSB goes LOW are inhibited.  Page 5: modified software store description to indicate no further read/writes permitted for t <sub>SS</sub> duration after sixth read cycle.  Added parameter t <sub>PURHH</sub> to AutoStore power-Up recall table Updated Figures 11, 12 and 13.  Added t <sub>HLBL</sub> parameter Removed t <sub>DHSB</sub> parameter Updated Figure 14;Hardware store cycle Changed Simtek trademarks to Cypress



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

п.		_	ı	-4-
Р	ro	О	u	cts

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

#### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-07102 Rev. \*L

Revised December 19, 2008

Page 25 of 25