FAIRCHILD

SEMICONDUCTOR

74VHCT04A Hex Inverter

General Description

The VHCT04A is an advanced high speed CMOS Inverter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC}=0V$. These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to

June 1997 Revised March 1999 74VHCT04A Hex Inverter

 $5\mathrm{V}$ systems and two supply systems such as battery backup.

Features


- High speed: $t_{PD} = 4.7$ ns (typ) at $T_A = 25^{\circ}C$
- High noise immunity: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power down protection is provided on all inputs and outputs
- Low noise: V_{OLP} = 1.0V (max)
- Low power dissipation: $I_{CC} = 2 \ \mu A \ (max) \ @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT04


Ordering Code:


Logic Symbol

Order Number	Package Number	Package Description
74VHCT04AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHCT04ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT04AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT04AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.







Pin Descriptions

Truth Table

٨	Description Inputs	A	
A _n	inputs	L	н
On	Outputs	н	L

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	
(Note 2)	–0.5V to V_{CC} + 0.5V
(Note 3)	–0.5V to 7.0V
Input Diode Current (IIK)	–20 mA
Output Diode Current (I _{OK})	
(Note 4)	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 5)

(/	
Supply Voltage (V _{CC})	4.5V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 2)	0V to V _{CC}
(Note 3)	0V to 5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 3: $V_{CC}=0V\!.$

Note 4: $V_{OUT} < GND, \, V_{OUT} > V_{CC}$ (Outputs Active)

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	0	lations
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		v		
V _{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	v		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IL}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	4.5	3.94			3.80		V	İ	I _{OH} = -8 mA
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	4.5			0.36		0.44	V	1	I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$	or GND
ICCT	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V Other Inputs = V _{CC} or GN	
I _{OFF}	Output Leakage Current (Power Down State)	0.0			0.5		5.0	μA	V _{OUT} = 5.5 ^V	1


Noise Characteristics


Symbol	Parameter	Vcc	T _A =	25°C	Units	Conditions
Cymbol	r alameter	(V)	Тур	Limits	onno	Conditions
V _{OLP} (Note 6)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.8	1.0	V	C _L = 50 pF
V _{OLV} (Note 6)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	1.0	V	C _L = 50 pF
V _{IHD} (Note 6)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF
V _{ILD} (Note 6)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF


Note 6: Parameter guaranteed by design.

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
			Min	Тур	Max	Min	Max	onits	Conditions
t _{PHL}	Propagation Delay	5.0 ± 0.5		4.7	6.7	1.0	7.5	ns	$C_L = 15 \text{ pF}$
t _{PLH}		5.0 ± 0.5		5.5	7.7	1.0	8.5		$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation			44				~F	(Nata 7)
	Capacitance			11				pF	(Note 7)

Note 7: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /6 (per gate).







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.