

100165



查询 Semiconductor 商

Not Intended For New Designs

T-66-31-51

## 100165 Universal Priority Encoder

### General Description


The 100165 contains eight input latches with a common Enable ( $\bar{E}$ ) followed by encoding logic which generates the binary address of the highest priority input having a HIGH signal. The circuit operates as a dual 4-input encoder when the Mode Control (M) input is LOW, and as a single 8-input encoder when M is HIGH. In the 8-input mode,  $Q_0$ ,  $Q_1$  and  $Q_2$  are the relevant outputs,  $I_0$  is the highest priority input and  $GS_1$  is the relevant Group Signal output. In the dual mode,  $Q_0$ ,  $Q_1$  and  $GS_1$  operate with  $I_0$ – $I_3$ ,  $Q_2$ ,  $Q_3$  and  $GS_2$

operate with  $I_4$ – $I_7$ . A GS output goes LOW when its pertinent inputs are all LOW.

Inputs are latched when  $E$  goes HIGH. A HIGH signal on the Output Enable ( $\bar{OE}$ ) input forces all Q outputs LOW and GS outputs HIGH. Expansion to accommodate more inputs can be done by connecting the GS output of a higher priority group to the  $\bar{OE}$  input of the next lower priority group. All inputs have  $50\text{ k}\Omega$  pulldown resistors.


**Ordering Code:** See Section 6

### Logic Symbol




Pin Names	Description
$I_0$ – $I_7$	Data Inputs
$\bar{E}$	Enable Input (Active LOW)
$\bar{OE}$	Output Enable Input (Active LOW)
M	Mode Control Input
$GS_1$ – $GS_2$	Group Signal Outputs
$Q_0$ – $Q_3$	Data Outputs
$\bar{Q}_0$ – $\bar{Q}_3$	Complementary Data Outputs

### Connection Diagrams




TL/F/9866-1

### 24-Pin Quad Cerpak



**Logic Diagram**

查询"100163FC"供应商



100165

TL/F/9866-5

**Truth Table**

			Inputs								Outputs					
E	OE	M	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	GS <sub>1</sub>	GS <sub>2</sub>
L	L	L	H	X	X	X					L	L			H	
L	L	L	L	H	X	X					H	L			H	
L	L	L	L	L	H	X					L	H			H	
L	L	L	L	L	L	H					H	H			H	
L	L	L	L	L	L	L					L	L			L	
L	L	L									H	X	X	X		
L	L	L					H	X	X	X	L	H	X	X		
L	L	L					L	H	X	X	H	L	X	X		
L	L	L					L	L	H	X	H	L	H	X		
L	L	L					L	L	L	H	H	L	H	X		
L	L	L					L	L	L	L	H	L	H	H		
L	L	H	H	X	X	X	X	X	X	X	L	L	L	L	H	H
L	L	H	L	H	X	X	X	X	X	X	H	L	L	L	H	H
L	L	H	L	L	H	X	X	X	X	X	L	H	L	L	H	H
L	L	H	L	L	L	H	X	X	X	X	H	H	L	L	H	H
L	L	H	L	L	L	L	H	X	X	X	H	H	L	L	H	H
L	L	H	L	L	L	L	L	H	X	X	H	H	L	L	H	H
L	L	H	L	L	L	L	L	L	H	X	H	H	L	L	H	H
L	L	H	L	L	L	L	L	L	H	X	H	H	L	L	H	H
X	H	X	X	X	X	X	X	X	X	X	L	L	L	L	L	H
H	L	L	X	X	X	X	X	X	X	X	L	L	L	L	H	H
H	L	H	X	X	X	X	X	X	X	X	L	L	L	L	H	H

Given by I<sub>0</sub>-I<sub>7</sub> when E was LOW and M = L  
 Given by I<sub>0</sub>-I<sub>7</sub> when E was LOW and M = H

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 Blank = X = Don't Care

3



100165

**DC Electrical Characteristics** $V_{EE} = -4.2V$  to  $-4.8V$  unless otherwise specified,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = 0^\circ C$  to  $+85^\circ C$ 

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$I_{IH}$	Input HIGH Current All Inputs			230	$\mu A$	$V_{IN} = V_{IH}$ (Max)
$I_{IE}$	Power Supply Current	-200	-140	-77	mA	Inputs Open

**Ceramic Dual-In-Line Package AC Characteristics** $V_{EE} = -4.2V$  to  $-4.8V$ ,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Condition
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$	Propagation Delay $I_0-I_7$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$ (Transparent Mode)	1.10	4.10	1.10	4.10	1.10	4.60	ns	Figures 1 and 3
$t_{PHL}$	Propagation Delay $I_0-I_7$ to $GS_1-GS_2$ (Transparent Mode)	1.30	3.90	1.30	3.90	1.30	4.20	ns	
$t_{PLH}$	Propagation Delay $\bar{OE}$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	1.00	3.00	1.00	3.00	1.10	3.80	ns	
$t_{PHL}$	Propagation Delay $\bar{OE}$ to $GS_1-GS_2$	1.10	2.60	1.10	2.60	1.20	2.80	ns	Figures 1 and 2
$t_{PLH}$	Propagation Delay $M$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	0.90	3.60	1.00	3.60	1.00	3.80	ns	
$t_{PHL}$	Propagation Delay $\bar{E}$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	1.50	4.70	1.50	4.60	1.50	5.00	ns	Figures 1 and 3
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 1, 2 and 3
$t_S$	Setup Time $I_0-I_7$	1.00		0.90		1.00		ns	Figure 4
$t_H$	Hold Time $I_0-I_7$		1.20		1.20		1.20	ns	
$t_{pw(L)}$	Pulse Width LOW $\bar{E}$		2.00		2.00		2.00	ns	Figure 3

100165

**Cerpak AC Electrical Characteristics** $V_{EE} = -4.2V \text{ to } -4.8V, V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$	Propagation Delay $I_0-I_7$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$ (Transparent Mode)	1.10	3.90	1.10	3.90	1.10	4.40	ns	Figures 1 and 3
$t_{PHL}$	Propagation Delay $I_0-I_7$ to $GS_1-GS_2$ (Transparent Mode)	1.30	3.70	1.30	3.70	1.30	4.00	ns	
$t_{PLH}$	Propagation Delay $\bar{OE}$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	1.00	2.80	1.00	2.80	1.10	3.10	ns	
$t_{PHL}$	Propagation Delay $\bar{OE}$ to $GS_1-GS_2$	1.10	2.40	1.10	2.40	1.20	2.60	ns	Figures 1 and 2
$t_{PLH}$	Propagation Delay $M$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	0.90	3.40	1.00	3.40	1.00	3.60	ns	
$t_{PHL}$	Propagation Delay $\bar{E}$ to $Q_0-Q_3, \bar{Q}_0-\bar{Q}_3$	1.50	4.50	1.50	4.40	1.50	4.80	ns	Figures 1 and 3
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	Figures 1, 2 and 3
$t_S$	Setup Time $I_0-I_7$	0.90		0.80		0.90		ns	Figure 4
$t_H$	Hold Time $I_0-I_7$	1.10		1.10		1.10		ns	
$t_{pw(L)}$	Pulse Width LOW $\bar{E}$	2.00		2.00		2.00		ns	Figure 3





FIGURE 1. AC Test Circuit

TL/F/9866-6

100165

查询"100165FC 供应商

FIGURE 2. Propagation Delay ( $M_1, \bar{O}_E$ ) and Transition Times**Notes:**V<sub>CC</sub>, V<sub>CCA</sub> = +2V, V<sub>EE</sub> = -2.5VL<sub>1</sub> and L<sub>2</sub> = equal length 50Ω impedance linesR<sub>T</sub> = 50Ω terminator internal to scopeDecoupling 0.1 μF from GND to V<sub>CC</sub> and V<sub>EE</sub>

All unused outputs are loaded with 50Ω to GND

C<sub>L</sub> = Fixture and stray capacitance ≤ 3 pF

Pin numbers shown are for flatpack; for DIP see logic symbol




FIGURE 3. Enable Timing

TL/F/9866-8

3




FIGURE 4. Setup and Hold Times

TL/F/9866-9

**Notes:**t<sub>s</sub> is the minimum time before the transition of the enable that information must be present at the data input.t<sub>h</sub> is the minimum time after the transition of the enable that information must remain unchanged at the data input.